

Application Note

Software UART for the Z86E02

AN004102-0502

ZILOG WORLDWIDE HEADQUARTERS • 910 E. HAMILTON AVENUE • CAMPBELL, CA 95008 TELEPHONE: 408.558.8500 • FAX: 408.558.8300 • <u>WWW.ZILOG.com</u>



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

910 E. Hamilton Avenue Campbell, CA 95008 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

Information Integrity

The information contained within this document has been verified according to the general principles of electrical and mechanical engineering. Any applicable source code illustrated in the document was either written by an authorized ZiLOG employee or licensed consultant. Permission to use these codes in any form, besides the intended application, must be approved through a license agreement between both parties. ZiLOG will not be responsible for any code(s) used beyond the intended application. Contact the local ZiLOG Sales Office to obtain necessary license agreements.

Document Disclaimer

© 2000 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



Table of Contents

General Overview
Discussion
Summary
Technical Support 6 Source Code 6 Flow Charts 15 Schematic 17
Test Procedure18Equipment Used18General Test Setup and Execution18Test Results19
References
Appendix 20 Setup HyperTerminal 20 OTP Programming Procedure 20

Acknowledgments

Project Lead Engineer

Mathias Loehr

Application and Support Engineer

Mathias Loehr

System and Code Development

Mathias Loehr



Software UART for the Z86E02

General Overview

This Application Note describes how to implement a software-emulated universal asynchronous receiver transmitter (UART) function on the Z86 family of low-cost 8-bit microcontrollers. This particular UART function is half-duplex, event-driven, and supports an 8-N-1 protocol using an RS-232 interface.

Optionally, a ninth data bit can be enabled. Baud rates from 1200 to 57600 are supported. The software features full initialization and a basic application for both a receiver and a transmitter. The primary goals for this software UART are speed and reliability.


Discussion

Theory of Operation

The UART protocol is based on the EIA RS-232C standard, published in 1969. That standard was popular with the introduction of personal computers and it is one of the most commonly used serial interfaces. Originally defined as a 25-pin interface with several modem handshake and control signals, the basic interface requires only three lines, Receive (RX), Transmit (TX), and GND. In this constellation, a handshake is executed in software by transmitting special XON and XOFF characters, or by using a ninth data bit as a separator between command and data. In most MCU applications, the half-duplex communication is sufficient, meaning that each side is either a receiver or a transmitter at any given time.

While the transmission speed of the RS-232C cable was formerly limited to 19200 baud for a cable length of 50 feet, advanced specifications and line drivers allow much higher baud rates today. The underlying UART protocol, however, is still the same. Figure 1 illustrates that protocol.

Figure 1. Basic 8-bit UART Protocol





2

The TX idle state of the UART is High. A High-to-Low transition of the Start bit initiates the transmission. Eight or nine data bits follow before the Stop bit pulls High again. In the case of 19200 baud, each bit time is approximately 52µs. Asynchronous operation means that the clock is not transmitted. The receiver must operate with the same baud rate, usually derived from a local oscillator. It synchronizes on the falling Start edge and samples the incoming data in their bit middle.

Note: The actual signal levels on a PC serial connector are inverted by line drivers on both sides and provide symmetrical levels of around ±12V.

Results of Operation

The Software UART supports the basic format 8-N-1. That format is 8 data bits, no parity and 1 stop bit. Optionally a 9-bit mode can be enabled to receive or transmit nine data bits. The ninth bit can be used by software as a separator between command or address and data. The achieved baud rates depend on RX or TX mode and the clock frequency, as shown in Table 1.

RX-4MHz	1200	2400	4800	9600			
RX-8MHz	1200	2400	4800	9600	19200		
RX-12MHZ	1200	2400	4800	9600	19200	38400	
RX-16MHz		2400	4800	9600	19200	38400	
TX-4MHz	1200	2400	4800	9600	19200		
TX-8MHz	1200	2400	4800	9600	19200	38400	
TX-12MHz	1200	2400	4800	9600	19200	38400	57600
TX-16MHz		2400	4800	9600	19200	38400	57600

Table 1. Tested Baud Rates for RX and TX Modes vs. Clock Frequencies

Communication is half-duplex. In RX mode, the program waits to receive characters and stores them in a 16-byte RAM buffer. In TX mode, the program continuously sends out an ASCII message string, stored in code memory.

Options

Several options at assembly or runtime must be selected to adapt the program to the desired operation. Table 2 contains a list of those options.



3

Table 2. Options at Assembly and Run Time	Table 2.	Options	at	Assembly	and	Run	Time
---	----------	---------	----	----------	-----	-----	------

Name	Description	When	Where
XTAL	Oscillator frequency/1000 in standard mode. Range 4-16 MHz, odd values allowed. Default is 8000 (8MHz).	Assembly time	CONSTANTS DEF.
BAUD	Baud rate: ONE_TWO to FIFTY_SEVEN valid settings depend on mode and frequency shown in Table 1. When XTAL and BAUD are specified, the program selects all the appropriate timings. Default is NINETEEN_TWO.	Assembly time	CONSTANTS_DEF
RAM_TOP	Top of RAM for MCU other than Z86E02. Default is 3F.	Assembly time	CONSTANTS_DEF
ROM_TOP	Top of ROM for MCU other than Z86E02. Default is 01FF.	Assembly time	CONSTANTS_DEF
MODE	RX or TX	Run time	After code label start
NINE_BIT_MODE	ON or OFF	Run time	After code label start
WAIT_STOP	ON or OFF. Wait for Stop bit, verify it, and set FRAME_ERR accordingly.	Assembly time	CONDITIONAL ASSEMBLY SWITCH

Further, there are device options to be selected when the One-Time Programmable (OTP) is programmed or a ROM code is transmitted for mask production. The selection is given in the header of the listing.

Initialization

Out of Reset, the program sets P0 to output mode and outputs a High level at P00, which is the TX pin. P2 is set to push-pull output for optional data display. A RAM validation routine checks if three special patterns are still valid. If yes, the following RAM initialization is skipped and all RAM buffers and variables are kept. This routine stores valid information, in the case of spurious undervoltage resets, if V_{CC} goes below V_{BO} but not below the RAM retention voltage.

The Stack Pointer is set to the top of RAM, the timers are disabled, and T1 is loaded with BAUD/PBD for the bit time delay. BAUD incorporates the clock frequency and PBD is the T1 prescaler value. These values are computed during assembly time, if BAUD exceeds the value of 255. Finally, the RX interrupt for P31

AN004102-0502



is enabled and the program enters the RX or TX application, depending on the setting of MODE.

Transmit Mode

The transmission is realized in the subroutine serial_out. Before calling the subroutine, the byte to be transmitted must be loaded into DATA. The Technical Support section contains the flowchart for the transmit routine

The routine first saves present interrupts and then enables a Timer 1 interrupt, thereby ensuring that the RX interrupt and other user interrupts are disabled during transmission. The transmit routine assembles the complete bit sequence of Start, Data, and Stop into a 16-bit shift register, made up by DATA and DATA2. This assembly allows the fastest baud rates, because the 9-bit mode decision is kept outside the transmission loop. After bit assembly, the bit counter is set and T1 is started for bit-time delay. The bit is shifted via Carry into a P0 shadow register and the program enters HALT mode to wait for the T1 interrupt. T1 service is just an IRET instruction. After return, the bit is output at P00. This method allows a precise timing without any jitter. After the Stop bit is output, the routine restores the interrupts and returns to main.

The main application in TX mode reads an ASCII message string, stored in code memory at label tx_rom . The message string is terminated with Carriage Return and Line Feed for display on a PC monitor. The TX application runs in a loop.

Receive Mode

Because the receive event is asynchronous in nature, the Port interrupt pin P31 is used for RX. The appropriate port interrupt service routine (ISR) is diagrammed in the Technical Support section. The ISR first waits for nearly half a bit time. This delay is realized with DJNZ instructions and there is a short-cut for the highest baud rate at a given clock frequency. The RX pin is read to validate the Start bit. If RX is not zero, the program exits after clearing any spurious P31 interrupt requests. If the Start bit is valid, T1 is started with bit-time delay and the bit counter is set to 8. The program polls the T1 IRQ bit for speed reasons. After timeout, RX pin is sampled and shifted into DATA until the complete byte is received. If 9-bit mode is enabled the program waits for another T1 timeout, reads the RX pin and sets NINTH accordingly. The receive character available flag RX_AVAIL is set to 1, T1 is stopped, and the program returns to main after clearing spurious P31 interrupt requests. User interrupts are inherently disabled during P31 receive service.

The software must continuously check the RX_AVAIL flag to save a received byte or react on it, before it is overwritten by the next reception. To allow at least a full bit time for check loop plus reaction, the receive routine does not wait for the Stop bit and returns early in the second half of the most recent data bit. This fact must be considered for handshakes and data flow control. For lower baud rates, the



5

early return might not be required, and the user may want to wait for the Stop bit, verify it, and set the flag FRAME_ERR accordingly. This option is provided by the conditional assembly switch WAIT_STOP, as described in Table 2.

The RX application stores received bytes in a 16-byte RAM buffer at RX_BUF. When the buffer is full, it is overwritten from the beginning. Additionally, each received byte is output at P2.

Hardware

The software UART can be built using the schematics in the Technical Support section. The schematic shows a single +5V supply setup, where the Z8 is connected by a MAX-232A line driver to a SUBD-9 serial connector. Only RX and TX lines are used. The circuit can be connected to a PC, running a terminal program with setting *no handshake*.

Figure 4, in the Technical Support section, shows a setup without line drivers, which can be used for in-system communication or for transmission via short cables. Both Z8 MCUs must be programmed with the same baud rate, one as transmitter and one as receiver and the RX and TX lines are crossed. Beginning with a cable length of 10cm, wave reflections occur and can result in significant overshoots and undershoots. Because P31 RX input is also used for OTP programming, allowing 12V input levels, P31 RX input does not feature an input protection diode to V_{CC} . This diode is external, in addition to an RC input filter of 1 μ s to attenuate possible overshoots.

The oscillator buildup capacitors in both schematics are connected to V_{CC} instead of GND. For the targeted frequency range of 4-16MHz, the RF sees no difference between V_{CC} and GND. The V_{CC} connection allows a short and direct PCB path, resulting in an improved EFT behavior.

Summary

Reaffirmation of Results

The Software UART supports the most common UART protocol 8-N-1 and, optionally, a nine-bit mode. The concentration on the basic format results in efficient code and high baud rates. Special efforts were put into the reliability of the application, such as jitter-free transmission, glitch filter in the receive path, RAM data protection against spurious VBO and ESD, and a PC wraparound protection with SW-Reset. On the hardware side, the connection of the oscillator buildup capacitors to V_{CC} help achieve optimal system performance.



Technical Support

Source Code

; *****	* * * * * * * * * * * * * * * * * * *	***************************************
* * *	Module Name: Copyright: Date:	SW-UARTX.ASM V1.2 ZILOG (c)1999 OCT 7, 1999
* * * * *	Created by: Modified by: Compiler: Code size: Checksum: Description:	Mathias Loehr - ZILOG Germany ZDS V3.00B1 294 bytes 59B3 (Project-Settings-Debugger-Pad Memory FF)
* * *		erial RS-232 Interface for Z86E02 and higher eration: Receive (RX) or Transmit (TX)
* * * * * * *	Selectable Baud RX-4MHz: RX-8MHz: RX-12MHz: RX-16MHz:	<pre>drates: 1200,2400,4800,9600 1200,2400,4800,9600,19200 1200,2400,4800,9600,19200,38400* 2400,4800,9600,19200,38400 *crystal <0.5%</pre>
* * * *	TX-4MHz: TX-8MHz: TX-12MHz: TX-16MHz:	1200,2400,4800,9600,19200 1200,2400,4800,9600,19200,38400 1200,2400,4800,9600,19200,38400,57600 2400,4800,9600,19200,38400,57600
* * * *	Format: Operation:	1 START bit, 8 DATA bits, optional 9. DATA bit, NO PARITY and 1 STOP bit. T1 in continuous mode is used for bit-time delay Register DATA is used for RX or TX buffer
* *	Target Device: Oscillator:	Z86E02 and Z86E04/08/30/31/33/34/40/44/733/743 4-16MHz crystal or resonator, tolerance max. +-1%
* * * * * * *	Device Options	: AUTOLATCHES OFF YES LOW EMI NO 32KHZ-OSC NO RC-OSC NO PERMANENT WDT NO TESTMODE DISABLE NO
*	Defaults:	8MHz XTAL, 19200 Baud TX, 8 DATA, NO PARITY, 1 STOP
* * *	Application:	RX-Mode - 16 byte receive buffer TX-Mode - Send ROM-message
* * * * *	Mode Options:	 RX/TX operation mode is set by MODE in "start" 9-bit mode is enabled by NINE_BIT_MODE in "start" Oscillator Frequency is set by XTAL in CONSTANTS DEF Baudrate is set by BAUD in CONSTANTS DEF Top of MCU RAM is set by RAM_TOP in CONSTANTS DEF



* * *		- Wait for STOF in CONDITIONA : The built-in F RAM data in ca Undervoltage (OM is set by ROM_TOP in CONSTANTS DEF P bit function is set by WAIT_STOP AL ASSEMBLY SWITCHES RAM pattern validation keeps valid se of (spurious) Undervoltage Resets. VBO) Reset can be also caused by ESD.
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		
; 1. HARDWAR	E DESCRIP:	FION	
•	ve (RX): mit(TX):	P31 P00	
; Note: 10k,100pF)	Add clar	mping diode betw	een P31 and VCC and RC input filter
	1, if oper	rated without li	ne driver.
; 2. CONDITI	ONAL ASSEN	ABLY SWITCHES:	
	GLOBALS	on	;symbols globally available to linker
ON OFF WAIT_STOP	EQU EQU EQU	1 O OFF	; ; ;ON/OFF. Wait for Stop bit, verify it ;and set FRAME_ERR accordingly
; 3. SEGMENT	DEFINITIO	ONS	
	DEFINE DEFINE DEFINE	ram_e02, space= main_e02 rollover_e02, c	rfile, org=04 ;RAM range 04-3F ;relocatable ROM 000C-01FA prg=01FB ;non-relocatable ROM 01F ;01FF
; 4. CONSTAN	TS DEFINIT	TIONS	
XTAL	EQU	8000	;SELECT CRYSTAL FREQUENCY HERE! ;Range: 4000-16000=4-16MHz (OSC/2 mode) ;4MHz Low EMI in OSC/1 mode = 8000
FIFTY_SEVEN	EQU	175*XTAL/8/1000	
THIRTY_EIGHT NINETEEN_TWO NINE_SIX FOUR_EIGHT TWO_FOUR ONE_TWO	EQU EQU EQU EQU EQU	26*XTAL/8/1000 52*XTAL/8/1000 104*XTAL/8/1000 208*XTAL/8/1000 416*XTAL/8/1000 EQU 833*XTA);T=208,3us (4800 Baud)
BAUD	EQU	NINETEEN_TWO	;SELECT BAUDRATE HERE!
IF PBD ELSEI	BAUD > 2 EQU F BAUD > 9	8	; ;T1 Prescaler setting for bittime delay



PBD		EQU	4		
	ELSEIF	BAUD > 2	255		;
PBD	ELSE	EQU	2		;
PBD	ENDIF	EQU	1		;
BITO BIT1 BIT2 BIT3 BIT4 BIT5 BIT6 BIT7		EQU EQU EQU EQU EQU EQU EQU	%01 %02 %04 %10 %20 %40 %80		;Bit 0 mask ;Bit 1 mask ;Bit 2 mask ;Bit 3 mask ;Bit 4 mask ;Bit 5 mask ;Bit 6 mask ;Bit 7 mask
RAM_TOP RAM_BOT ROM_TOP	-		EQU EQU EQU	%3F %04 %01FF	;SELECT TOP OF RAM HERE! ;bottom of RAM ;SELECT TOP OF ROM HERE!
DATA_LE RX TX	ENGTH	EQU EQU EQU	8 0 1		;basic data bits (fixed) ;RX mode ;TX mode
PATTERN PATTERN PATTERN	12	EQU EQU EQU	%5A %A5 %F0		;RAM validation pattern ;RAM validation pattern ;RAM validation pattern
		CATABLE I ARIABLES)		, RAM &	STATUS REGISTER DEFINITIONS
; user- PORT_GR P0 P2 BIT_CN DATA DATA2 NINTH	ξ₽	d port & EQU EQU EQU EQU EQU EQU EQU EQU EQU	bank 0 r %00 R0 R2 R3 R4 R5 R6 R7	egister	<pre>s (4-bit addressing mode) ;port register group ;Port 0 R/W ;Port 2 R/W ;Port 3 R+W ;serial bit counter ;receive/transmit data ;transmit data 2 ;9. data bit, usable by SW as </pre>
NINE_B RXH TX_PTR TX_CNT TX_PTR TX_PTR TX_PTR	Г २ २_Н	EQU EQU EQU	EQU R9 EQU EQU R12 R13	R8 R10 R11 RR12	;data/command switch ;Nine Bit Mode ON/OFF ;used in "ser_in" RX-ISR ;receive buffer pointer ;transmit byte counter ;pointer to transmit table in ROM ;MSB at even address ;LSB at odd address
; user- CTRL_GR _SIO _TMR T1		d control EQU EQU EQU EQU EQU	l registe %F0 R0 R1 R2	rs (4-b)	it addressing mode) ;control register group ;sio register (only on classic Z8) ;timer mode register ;timer/counter 1

;port 2 mode register ;port 3 mode register ;port 0/1 mode register

;register pointer ;stack pointer High byte ;stack pointer Low byte

;flag register

; interrupt priority register ; interrupt request register ; interrupt mask register



P2M	EOU	R6
-P3M	EOU	R7
PO1M	EQU	R8
_ IPR	EQU	R9
IRQ	EQU	R10
IMR	EQU	R11
FLAGS	EQU	R12
	EQU	R13
SPH	EQU	R14
SPL	EQU	R15

; 6. RELOCATABLE RAM DEFINITIONS ; (GLOBAL VARIABLES)

	SEGMENT	ram_e02		;general purpose RAM 04-3F
BIT_CNT DATA DATA2 NINTH	DS DS DS	DS 1 1 1	1	;04 - serial bit counter ;05 - receive/transmit data ;06 - transmit data 2 ;07 - 9. data bit, usable by SW as ; data/command switch
NINE_BIT_MODE RXH serial out	DS DS	1 1		;08 - 1=ON, 0=OFF ;09 - various use in serial_in and
RX_PTR TX_CNT	DS DS BLKW DS DS	1 1 1 1		;0A - receive buffer pointer ;0B - transmit byte counter ;0C - pointer to transmit table in ROM ;0E - unused ;0F - unused
FRAME_ERR BAUD_SH P0_SH MODE RX_AVAIL	DS DS DS DS	1 DS 1 1	1	<pre>;10 - Frame Error Flag, 0=ok, 1=bad ;11 - Baudrate Shadow ;12 - Port 0 Shadow ;13 - RX/TX Operation Mode ;14 - 1 = receive character available ; 0 = no data received</pre>
SIGNATURE1 SIGNATURE2 SIGNATURE3	DS DS DS DS BLKB	1 1 1 1 7		;15 - RAM signature ;16 - RAM signature ;17 - RAM signature ;18 - unused ;19-1F unused
RX_BUF RX_BUF_END USER_STACK	BLKB BLKB	16 16		;20-2F Receive Buffer ;30 ;30-3F reserved for stack

; Max. Stack Depth: 2 Call + 1 INT = 7 bytes ; Top of Stack: RAM_TOP

; 7. Z8 RESET & INTERRUPT VECTORS

VECTOR	IRQ0 = dummy isr	;P32 int, falling edge
VECTOR	IRQ1 = dummy_isr	;P33 int, falling edge
	IRQ2 = serial_in	;P31 int, falling edge
	$IRQ3 = dummy_{isr}$;P32 int, rising edge
VECTOR	IRQ4 = dummy_isr	;T0 (not present on E02)
VECTOR	$IRQ5 = timer\overline{1}$;T1 int



;	VECTOR	RESET = main	;Reset vector					

main:	SEGMENT	main_e02	;					
	di srp ld ld ld ld ld cp jr	<pre>#CTRL_GRP _P3M,#BIT0 P2M,#00000000b P0_SH,#BIT0 P0,P0_SH _P01M,#BIT2 SIGNATURE1,#PATTERN1 nz,ram_is_invalid</pre>	; ;select Control register bank ;P3 digital inputs ;P2 Push-Pull ;P2 all outputs ;TX=1 (P00 mark state) ;output on Port 0 ;internal stack, P0 output ;check RAM pattern 1					
vom ig invol	cp jr cp jr	SIGNATURE2, #PATTERN2 nz,ram_is_invalid SIGNATURE3, #PATTERN3 z,ram_is_ok	;check RAM pattern 2 ;check RAM pattern 3 ;if RAM is intact skip RAM init					
<pre>ram_is_inval init ram:</pre>	ld	_SPL,#RAM_BOT	;RAM bottom					
	inc cp	@_SPL _SPL _SPL,#RAM_TOP+1 nz,init_ram	;clear RAM byte ;point to next byte ;top of RAM exceeded? ;leaves SPL at RAM_TOP+1					
ram is ok:	ld ld ld	SIGNATURE1, #PATTERN1 SIGNATURE2, #PATTERN2 SIGNATURE3, #PATTERN3	;write special test patterns ;into contiguous RAM locations ;					
	ld clr ld ld ld	_SPL,#RAM_TOP+1 TMR _PRE1,#PBD<<2+BIT0+BIT1 _T1,#BAUD/PBD BAUD_SH,#BAUD/PBD	;init stack pointer ;disable timers ;Modulo-N T1 mode (autoreload) ;PSC=PBD. TCLK=SCLK/4 ;T1 bit-time delay ;Baudrate Shadow					
	ld	_IPR,#%2A	;int. priority: 3>5>2>0>4>1 ;reserve IRQ3 for highest int					
	ld clr ei	_IMR,#00000100b IRQ	;enable IRQ2 (RX-INT) ;clear spurious IRQ´s ;enable interrupts globally					
start:	srp ld ld	#PORT_GRP MODE,#TX _NINE_BIT_MODE,#OFF	;Port Register Group ;SELECT RX/TX MODE HERE! ;SELECT NINE BIT MODE HERE! ;ON or OFF					
	cp jr	MODE,#RX z,rx_mode ;	;RX mode?					

; Transmits a whole message, stored by tewise in ROM at $\ensuremath{\mathsf{tx_rom}}$



tx mode: ld _TX_CNT, #(tx_end-tx_rom) ;rom table length _TX_CNT,#(tx_end-tx_rom) ;rom table length _TX_PTR_H,#>tx_rom ;load MSB of register pair _TX_PTR_L,#<tx_rom ;load LSB of register pair _DATA,@_TX_PTR ;get constant from ROM table _NINTH,#0 ;optional 9. data bit serial out ;transmit one character ld ld tx_lp: ldc ld ;transmit one character call ;point to next character ;transmit whole message incw djnz jr start ;

; Inits RX mode, receives 16 bytes and stores in RAM buffer at RX_BUF. ; Buffer is overwritten when full.

; Received character is also displayed at P2.

rx mode:

rx_mode: wait rx:	ld	_RX_PTR,#RX_BUF	;
walt_1X.	cp jr ld ld inc cp jr jr	RX_AVAIL,#1 nz,wait_rx RX_AVAIL _P2,_DATA @ RX_PTR,_DATA _RX_PTR _RX_PTR,#RX_BUF_END nz,wait_rx start	<pre>;character received? ; ;reset flag immediately ;save/process data ; within one bit-time ; ;end of buffer exceeded? ;wait for next char ;</pre>

; SUBROUTINES

* *	Returns:	none. DA	ATA and NINTH are destroy	ved.			
* * * *	Entry Value:	s:	DATA - byte to be transm NINTH - bit 0 holds the P0_SH - shadow register	optional 9. data bit			
* *	Description		shift register for serial asmitted first. ode to generate the bit-time are disabled during transmission.				
* * *	Notes:		jitter-free bit synchronisation to falling START edge by entering HALT and waiting for T1 vector interrupt.				

serial_out:		di push ld	IMR IMR,#BIT5	; ;save user interrupt mask ;enable T1 interrupt only			



	or	P0 SH,#BIT0	;TX=1 (Idle mode = mark level)		
	ld	_P0,P0_SH	;output on P00		
serial out1:	ld cp jr sra rlc	_DATA2,#1 _NINE_BIT_MODE,#ON nz,serial_out1 NINTH DATA2	;shift in STOP bit ;9-bit mode on? ;branch, if not ;9. bit into Carry ;shift in 9. data bit		
borrar_outer.	rcf rlc rlc	DATA DATA2	;START into Carry ;START into LSB, D7 into Carry ;now all bits are in		
	ld add ei	_BIT_CNT, #DATA_LENGTH+2 _BIT_CNT, _NINE_BIT_MODE	;sync on first T1 interrupt ; ;		
send lp:	ld	TMR,#BIT2+BIT3	;load and enable T1		
	rrc rrc rlc	DATA2 DATA P0_SH	;LSB into Carry ;Carry into MSB, LSB into Carry ;get Carry into LSB		
tx_sync:	nop halt ld rrc djnz	_P0,P0_SH P0_SH _BIT_CNT,send_lp	; ;wait on T1 interrupt ;output at P00 ;restore P0_SH ;loop delay = 54+40=94 SCLK		
	clr di pop ei ret	TMR IMR	;disable T1 ;disable interrupts ;restore user interrupt mask ; ;		

* Receive data *	a (Interi	rupt Service)			
* Returns: * * * *	- FRAME_EI				
* Entry Value:	s:	none			
	Description: Falling START edge causes P31-IRQ2 service. After nearly a half bit-time RX is sampled again to validate the START bit. Immediate exit in case of glitch or noise. Otherwise IRQ5 is enabled and T1 is setup in continous mode for bit-time delay. T1 is polled for timeout and received bits are shifted into DATA. Routine does not wait for the STOP bit and exits in the second half of the last data bit. RX_AVAIL is set, T1 is disabled and IRQ-bit2 is cleared.				
* Response:	P31-IRQ2	2: 26 + 0.5x longest inst:	ruction = 36 +-10 SCLK		



<pre>* T1-IRQ5: 2+22/2 = 13 +-11 SCLK * Jitter: Total sampling jitter: +-21 SCLK *</pre>								

serial_in:	cp jr ld	BAUD_SH,#66 ult,validate_start _RXH,#(BAUD/6)-(120/12)	;check BAUD ;short cut for fast baudrates ;Half-bit delay count in DJNZ					
half_bit:	djnz	_RXH,half_bit	;12 SCLK - execute delay					
validate_star	tm jr ld	P3,#BIT1 nz,rx_exit TMR,#BIT2+BIT3	;RX=0? ;if zero, START bit is valid! ;load and enable T1 (bit time)					
rogojuo lp.	or clr ld	IMR,#BIT5 NINTH _BIT_CNT,#DATA_LENGTH	;enable T1 Interrupt (polling) ;clear bit 9 ;number of basic data bits					
receive_lp:	tcm jr	IRQ,#BIT5 nz,receive_lp	;bit-time elapsed - IRQ5=1? ;					
sample_data:	ld rr rr rrc and djnz	_RXH,_P3 RXH RXH DATA IRQ,#~BIT5 _BIT_CNT,receive_lp	;sample P31 ;shift right ;P31 into Carry ;Carry into MSB ;reset IRQ5 ;loop delay: 86+13=99+-11 SCLK					
wait bit9:	cp jr	_NINE_BIT_MODE,#ON nz,rx_ok	;9-bit mode on?					
_	tcm jr tm jr ld	IRQ,#BIT5 nz,wait_bit9 P3,#BIT1 z,rx_ok _NINTH,#1	;bit-time elapsed - IRQ5=1? ; ;RX=0? ; ;set data bit 9					
rx_ok:	ld	- RX_AVAIL,#1	;set data available flag					
wait_STOP_bit		WAIT_STOP=ON						
	tcm jr tcm jr ld ENDIF	IRQ,#BIT5 nz,wait_STOP_bit P3,#BIT1 z,frame_ok FRAME_ERR,#1	;bit-time elapsed - IRQ5=1? ; ;STOP=1? ;indicate frame error					
frame_ok:	clr and	TMR IMR,#~BIT5	;disable T1 ;disable T1 interrupt					
rx_exit:	and iret	IRQ,#~(BIT2+BIT5)	;clear P31 and T1 requests ;ok exit					



14

* Timer 1 Interrupt Service Routine * * Execution: 26 (latency) + 14 (IRET) = 40 SCLK * * Notes: If this ISR shall be used by other tasks, the T1 interrupt in serial_out may be changed from vector to polling mode. timer1: iret ; Interrupt Service for unused interrupt vectors dummy_isr: iret * Table #1 - TX message string tx rom: .ASCII "SW-UARTX V1.2 (c)1999 ZILOG" DB %OD ;Carriage Return DB 80A ;Newline tx end: ; RELOCATABLE PC ROLLOVER PROTECTION ; recommended SW-Reset to protect from wrap-around opcode fetches into ; interrupt vector table. SEGMENT rollover e02 ;trap routine at the end of ROM ORG ROM TOP- $\overline{4}$ nop ;synchronize nop ;synchronize ;SW-Reset jp main



Flow Charts

Figure 2. Transmit Flow Chart








Figure 3. Receive Flow Chart





Schematic

Figure 4. RS-232 SetupFigure 4





Test Procedure

Equipment Used

The following test equipment was used for testing:

- Prototype board according to schematic
- Personal computer with Windows 95
- Z86CCP01ZEM, called CCP emulator
- Digital oscilloscope (required during debug phase)
- Clock generator (required during debug phase)

General Test Setup and Execution

Test with OTP

The board is equipped with an OTP Z86E02, programmed with the CCP emulator and the program defaults 8MHz XTAL, 19200 TX, 9-bit mode Off and WAIT STOP Off. The OTP programming procedure is given in the <u>Appendix</u>.

The board is connected by a 9-pin serial cable to a standard PC running Windows 95. The Windows HyperTerminal is called and setup for *direct* connection via COM1, 19200 baud, 8-N-1 and No Protocol. When the board is supplied with +5V, the line message SW-UARTX V1.2 [©] 1999 ZILOG is displayed across the screen. A complete setup for HyperTerminal is detailed in the <u>Appendix</u>. Other terminal programs may be used as well, if they provide corresponding settings.

Test with an Emulator

The CCP emulator is used for the test of all baud rates at clock frequencies of 4MHz, 8MHz and 12MHz (16-MHz operation requires a Z86C50 emulator; selected CCP emulators may also work at 16MHz. The board is connected to the emulator by an ICE cable, and the V_{CC} jumper on the emulator is set to supply the board. The software calls the ZiLOG Developer Studio (ZDS), and a project is created for the target MCU. The settings for assembler and linker remain at their default values. A test for different baud rates and clock frequencies can be performed by changing values for the BAUD and XTAL variables. However, please note that the crystal on the emulator must be exchanged accordingly. Because HyperTerminal does not synchronize or error-check the transmission in this setting, a program halt and subsequent recontinuance of program execution may lead to an improper display.

RECEIVE mode is tested in the same setup. MODE, BAUD and XTAL are set before compiling. The ASCII representation for each pressed key becomes visible



in the Z8 RAM buffer, starting at 20h. To test a continuous data stream, a text file with 16 characters can be setup and transmitted from HyperTerminal.

Test Results

All settings according to baud rates and clock frequencies in Table 1 test successfully. A clock tolerance of $\pm 1\%$ is sufficient for all settings, except 38400 RX @ 12MHz, which requires a tolerance of $\pm 0.5\%$.

The basic timing for transmission and reception includes the following variance per bit:

- 1. Clock frequency tolerance, as provided by a crystal or resonator: <1%
- 2. T1 integer value to bit timing deviation: 0.16%
- 3. BAUD integer rounding for odd crystal frequency: <0.8%

These variances are added and multiplied by the number of transmitted bits (for example, 10). The resulting word variance must be <50%, because this variance is the maximum shift from the middle of the bit cell to its margin. In practice, the word variance should be reasonably lower than 50% for the following reasons:

- The transmitter also exhibits a clock variance
- Receiver bit sampling is not exactly in bit middle
- There is jitter in the transmitter and receiver timing

The SW_UARTX receiver samples in the bit middle (50% of the bit cell) for all baud rates, except for the highest setting at each frequency. 38200 baud at 16MHz and all corresponding baud rates sample at round 60%. 38200 baud at 12MHz samples at approximately 70% of the bit cell. Additionally, there is jitter from P31 interrupt and T1 IRQ polling, resulting in a worst-case measurement of ±21 SCLK. These values were recorded during the debug phase with a frequency generator and a digital scope.

References

Gilbert Held, Data Communications Networking Devices, John Wiley & Sons, 1993.

Z86C36 Product Specification, ZiLOG, Inc., 1999.



Appendix

Setup HyperTerminal

Connect: Direct to COM1 or any available COM port Configure:

•	Bits per second:	19200
	Bito por occorra.	10200

- Data Bits: 8
- Parity: None
- Stop Bits
- Flow Control: None

Settings:

- Function, arrow and control keys act as: Windows Keys
- Emulation: Auto detect
- Back-scroll buffer lines: 0

ASCII Setup: ASCII Receiving:

- Force incoming data to 7-bit ASCI
- Wrap lines that exceed terminal width

OTP Programming Procedure

- Install ZDS version 3, and copy SW_UARTX.ASM and SW_UARTX.ZWS into the working directory
- IF file zws is not available, create FILE ➤ NEW PROJECT for the Z86E02 and Z86CCP01ZEM emulator
- ELSE navigate to FILE ➤ OPEN PROJECT and answer YES to move the project into the directory path
- BUILD the downloadable file for the debugger
- Navigate to PROJECT ➤ SETTINGS ➤ DEBUGGER ➤ PAD MEMORY, and check value FF for the correct checksum
- Connect the CCP emulator, power up, and click the RESET debug icon
- Click the OTP icon



- Select DEVICE Z86E02 and the corresponding TOPMARK, (for example, SL1925)
- Select the following PROGRAMMING OPTIONS:
 - AUTOLATCHES DISABLE: YES
 - LOW EMI: NO
 - RC-OS: NO
 - PERMANENT WDT: NO
 - EPROM/TESTMODE DISABLE: NO
- Select SERIALIZATION none
- Insert an empty OTP into the emulator programming socket and perform BLANK CHECK
- PROGRAM the device and note the checksum