

04/04 Introduction

This errata corrects a typographical error located in Chapter 8, Software Summary, pages 8-15 and 8-29 of the Z16C30 Universal Serial Controller User's Manual, Publication Number UM0094.

8.8 Register Reference

On page 8-15 of this chapter there is an error in the Channel Mode Register (CMR) table. The description for Bit CMR5, RxSubmode, states:

0=strip received Syncs; **0**=include them in RxFIFO and CRC calculation

The statement should read as follows:

1=strip received Syncs; **0**=include them in RxFIFO and CRC calculation

On page 8-29 there is an error in the Receive Mode Register (RMR) table. The description for Bit RMR8, QAbort, states:

0=Use Abort/PE bit in RxFIFO, RCSR2 for Abort indication; **0**=use it for Parity Error Indication

The statement should read as follows:

1=Use the Abort/PE bit in RxFIFO, RCSR2 for Abort indication; **0**=use for Parity Error Indication

05/03 Introduction

This errata corrects a typographical error located in Chapter 5, Serial Modes and Protocols, Page 5-22 of the Z16C30 Universal Serial Controller User's Manual, Publication Number UM0094. This correction allows the referenced paragraph to meet CRC-CCITT Standards for SDLC/HDLC mode.

5.16 Cyclic Redundancy Checking

Third paragraph currently reads:

00 in either field selects the 16-bit CRC-CCITT polynomial $x^{15}+x^{12}+x^5+1$. In HDLC, HDLC Loop, and 802.3 modes, the Transmitter inverts each CRC before sending it, the Receiver checks for remainders of $F0B8_{16}$, and the TxCRCStart and RxCRCStart bits should be programmed as 1 to start the CRC generators with all ones. In other synchronous modes the Transmitter sends accumulated CRCs normally and the Receiver checks for all-zero remainders.

Third paragraph should read as follows:

00 in either field selects the 16-bit CRC-CCITT polynomial $x^{16}+x^{12}+x^5+1$. In HDLC, HDLC Loop, and 802.3 modes, the Transmitter inverts each CRC before sending it, the Receiver checks for remainders of $F0B8_{16}$, and the TxCRCStart and RxCRCStart bits should be programmed as 1 to start the CRC generators with all ones. In other synchronous modes the Transmitter sends accumulated CRCs normally and the Receiver checks for all-zero remainders.



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.