


Product Block Diagram



Features

- Two independent full-duplex channels with a crystal oscillator, a baud rate generator (BRG) and a digital phase locked loop (DPLL) in each channel
- Pin-compatible with the Z08530¹, Z80C30 and Z85C30 devices
- 4-byte transmit FIFO and 8-byte receive FIFO for each channel
- Asynchronous capabilities:
 - 5, 6, 7 or 8 bits/character
 - 1, 1.5 or 2 Stop bits
 - Odd or Even parity
 - Parity, Overrun and Framing Error detection
- Synchronous/Isosynchronous data rates:
 - Up to $\frac{1}{4}$ of PCLK using an external clock
 - Up to $\frac{1}{8}$ of PCLK using DPLL in FM mode
 - Up to $\frac{1}{16}$ of PCLK using DPLL in NRZI mode
- Character-oriented synchronous capabilities:
 - Internal or external synchronization
 - 1 or 2 SYNC characters (6 or 8 bits/character)
 - NRZ, NRZI, or FM encoding/decoding, as well as Manchester decoding

1. Not recommended for new designs.

- Cyclic redundancy check (CRC-16, CRC-CCITT) generation/detection
- SDLC/HDLC Capabilities:
 - Automatic zero insertion and detection
 - Automatic flag insertion between messages
 - Address field recognition
 - CRC generation/detection

General Description


Zilog's Enhanced Serial Communications Controllers (ESCC, Z80230/Z85230) are pin- and software-compatible members of the SCC family. The ESCC is a dual-channel, full-duplex multiprotocol data communication peripheral, designed for use with both 8- and 16-bit microprocessors. The ESCC is an enhanced version of Zilog's industry standard SCC core (Z08530) which was introduced by Zilog in 1981.

The ESCC handles asynchronous formats, byte-oriented synchronous protocols such as MONO-SYNC and BISYNC, plus bit-oriented synchronous protocols such as HDLC and SDLC.

The device can generate and check CRC codes in any synchronous mode, and can be programmed to check data integrity in various modes. The ESCC also has facilities for modem control in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

With access to 16 Write registers and 10 Read registers per channel, the user can configure the ESCC to handle all synchronous formats regardless of data size, number of stop bits, or parity requirements.

Within each operating mode, the ESCC also allows for protocol variations by checking odd or even parity bits, character insertion or deletion, CRC generation, checking break and abort generation and detection, and many other protocol-dependent features.



The ESCC has many improvements that significantly reduce CPU overhead. The addition of a 4-byte transmit FIFO and an 8-byte receive FIFO significantly reduces the overhead required to provide data to the transmitters, and to get data from the receivers.

The ESCC also has many features that improve packet handling in SDLC mode. The combination of these features, along with the deeper data FIFOs, significantly simplifies SDLC driver software.

Related Products

Similar communication controllers available from Zilog's SCC family include:

Z08530*	NMOS Serial Communication Controller
Z80C30	CMOS Serial Communication Controller
Z85C30	
Z16C35	ISCC Single-Channel SCC with Built-in DMA Controllers
Z16C30	Universal Communication Controller
Z16C32	IUSC Single-Channel USC with Built-in DMA Controllers

Note: *Not recommended for new designs.

Ordering Information

PSI	Description
ESCC with Multiplex Bus Interface	
Z8023010PSG	10MHz 40-Pin DIP ESCC
Z8023010VSG	10MHz 44-Pin PLCC ESCC
Z8023016PSG	16MHz 40-Pin DIP ESCC
Z8023016VSG	16MHz 44-Pin PLCC ESCC
ESCC with Non-Multiplex Bus Interface	
Z8523008PSG	8MHz 40-Pin DIP ESCC
Z8523008VSG	8MHz 44-Pin PLCC ESCC
Z8523010PSG	10MHz 40-Pin DIP ESCC
Z8523010VSG	10MHz 44-Pin PLCC ESCC
Z8523016PSG	16MHz 40-Pin DIP ESCC
Z8523016VSG	16MHz 44-Pin PLCC ESCC
Z8523020PSG	20MHz 40-Pin DIP ESCC
Z8523020VSG	20MHz 44-Pin PLCC ESCC

To order any of the above products, please contact your nearest Zilog sales office, or visit Zilog's Technical Support page at <http://support.zilog.com>.



Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

©2011 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

ESCC is a trademark or registered trademark of Zilog, Inc. All other product or service names are the property of their respective owners.