



# Using the Z8 Encore! XP<sup>®</sup> MCUs as I<sup>2</sup>C Slaves

AN013905-0508



## Abstract

This application note discusses a method of implementing I<sup>2</sup>C slave functionality on Zilog's Z8 Encore! XP<sup>®</sup> microcontrollers. The demonstration software for this application note monitors and controls two general-purpose input/output (GPIO) port pins that are connected to the Serial Data (SDA) and Serial Clock (SCL) lines of the I<sup>2</sup>C bus.

► **Note:** *The source code files associated with this application note, AN0139-SC01.zip, AN0139-SC02.zip, and AN0139-SC03.zip are available for download at [www.zilog.com](http://www.zilog.com).*

Figure 3 on page 5 displays the I<sup>2</sup>C implementation details for the Z8 Encore! XP 8K Series microcontrollers. Figure 13 on page 17 displays the implementation details for the Z8 Encore! XP 4K Series microcontrollers. For detailed information about the Z8 Encore! XP MCU, refer to the *Z8 Encore! XP 8K and 4K Series Product Specification (PS0228)*.

## Z8 Encore! XP Flash Microcontrollers

Z8 Encore! XP line of microcontrollers expands upon the feature set of the Z8 Encore! line with added peripheral blocks. The Z8 Encore! XP 4K Series devices feature up to eight single-ended/differential channels of sigma-delta 10-bit A/D conversion with 1x or 20x differential input gain, transimpedance amplifier for current gain, and die temperature measurement over a range of -40 °C to +105 °C.

Two enhanced 16-bit timer blocks featuring Pulse Width Modulators (PWMs) and Capture/Compare allows to measure the system events. The devices

support up to 18 vectored interrupts with programmable priorities. This effectively increases CPU bandwidth and increases application flexibility. The single-pin debugger and programming interface simplifies code development and allows easy in-circuit programming, making design creation faster and easier.

## Discussion

I<sup>2</sup>C is a byte-oriented, serial data transfer protocol that consists of two signals—SCL and SDA. The protocol uses a master/slave transfer convention, in which the master is a device that initiates an I<sup>2</sup>C transfer, and the slave is a responder. The protocol allows multiple slaves to share a bus, and a particular slave is addressed by a 7-bit address value that is sent as the first transfer byte. The eighth bit of the first transfer (address) byte conveys the type of (Read/Write) operation that the master device performs on the slave device.


SCL and SDA are open-drain outputs with external pull-up resistors. Consequently, when any device connected to the I<sup>2</sup>C bus pulls a line Low, no other device can pull it High.

A slave device acts according to the instruction(s) sent by the master addressing it. A slave does not generate the clock, but uses the clock generated by the master for all data transfers. A slave can be a receiver or a transmitter. As a receiver, the slave acknowledges the address/data byte received. As a transmitter, the slave receives an acknowledgement from the master after the master receives the data transmitted by the slave.

Data transfer occurs on the SDA line and is phase-synchronized with the clock on the SCL line. There are two unique conditions to consider:

1. SDA changes state when SCL is High. This instance of a state change is treated as a control signal. When the SDA changes from a High to a Low, it indicates a START or a RESTART condition. When the SDA changes from a Low to a High, it indicates a STOP condition.
2. SDA changes state when SCL is Low. This instance of a state change is treated as data transfer condition (address or a data bit). The data is deemed valid only when the SCL line is High. Therefore, data is read on the SDA line when the SCL line is High and not otherwise.

Figure 1 displays the unique START and STOP conditions on the I<sup>2</sup>C bus.




**Figure 1. Start and Stop Conditions on the I<sup>2</sup>C Bus**

## Developing an I<sup>2</sup>C Slave Implementation for Z8 Encore! XP<sup>®</sup>

The Z8 Encore! XP microcontroller features an on-chip I<sup>2</sup>C peripheral that functions as an I<sup>2</sup>C master only. The slave functionality (receive/transmit on request), is implemented in software by using two GPIO pins.

The Z8 Encore! XP GPIO port C pin 0 (PC0) and pin 1 (PC1) are used for I<sup>2</sup>C slave emulation because these pins are configured to generate interrupts on both the rising and falling edges of the input signal. PC0 is configured as SDA and PC1 is configured as SCL.



**Figure 2. Connecting Slave and Master Z8 Encore! XP<sup>®</sup> MCUs**

PC1 (SCL) is always set as an input line, while PC0 (SDA) is an input or output line, depending on whether it is used for receiving or transmitting data.

There are two methods to emulate I<sup>2</sup>C slave functionality for any microcontroller:

1. Polling
2. Generating interrupts.

The interrupt method is preferred to the polling method.

The main disadvantage of the polling method is that the processor is compromised for the entire transaction on the I<sup>2</sup>C bus. The processor continually polls the GPIO pin status for I<sup>2</sup>C activity and waits for Acknowledgement (ACK), No Acknowledgement (NACK), complete data transmit, data receive, and so on.

In the interrupt method, the processor's attention is drawn to the I<sup>2</sup>C only when an I<sup>2</sup>C START condition is detected. The processor's interrupt service routine monitors the status of the SCL and SDA lines. This is on a clock-by-clock basis at the appropriate time and phase within the clock, as detailed in the following section.

## Software Implementation

The PC0 and PC1 port pins on the Z8 Encore! XP are capable of detecting and generating interrupts on the rising and falling edges of the SDA and SCL signals. The software performs specific operations during the rising and falling edges of the SCL. The external I<sup>2</sup>C master generates the SCL and all data transfers on the I<sup>2</sup>C bus are synchronized with respect to this clock.

### I<sup>2</sup>C Slave Implementation Algorithm

The I<sup>2</sup>C slave implementation algorithm flows as follows:

1. The Z8 Encore! XP GPIO vectors corresponding to PC0 and PC1 are initialized with the I<sup>2</sup>C protocol handler service routines.
2. The system remains dormant, waiting for activity on the I<sup>2</sup>C; while the processor continues to perform its normal activities.
3. Upon detecting a transition on the SDA, the software checks for an I<sup>2</sup>C START condition.
4. After a START condition is detected, the I<sup>2</sup>C slave address is read when the SCL is High.
5. If the slave address matches, additional transaction information (Read/Write) is detected.

Otherwise, the system returns to monitoring a REPEAT START or a STOP condition.

The implementation of the I<sup>2</sup>C slave device presented in this application note is divided into three main routines, as listed below:

1. Main routine
2. SDA interrupt service routine
3. SCL interrupt service routine

### Main Routine

In the `main()` routine, the GPIO ports are initialized. The direction of PC0 and PC1 is set to INPUT mode. I2C\_Flag is initialized to ADDRESS RECEIVE mode and the I<sup>2</sup>C bus status is set to FREE. The interrupt priority for PC0 and PC1 is set as high. These interrupts are enabled.

The `main()` routine begins executing user code and waits for a START condition.

► **Note:** *If a user program employs any other interrupts, they must be of a lower priority than the PC0 (SDA) and PC1 (SCL) interrupts. These interrupts must be nested. For a discussion of interrupt nesting, refer to Nesting Interrupts in Z8 Encore! XP<sup>®</sup> MCUs Application Note (AN0141).*

### SDA Interrupt Service Routine

The program enters this routine when an SDA interrupt is generated. This routine identifies the START, normal data transfer, and the STOP conditions on the I<sup>2</sup>C bus. The SDA interrupt is disabled upon identifying a START/RESTART condition.

### SCL Interrupt Service Routine

The program enters this routine when an SCL interrupt is generated. This interrupt service routine performs the following operations:

- Keeps a count of the number of SCL rising edges.
- Re-enables the SDA interrupt at the tenth SCL.
- Performs the appropriate function call to perform an address read, data read, or data transmit. It reads the valid data on SDA when SCL is High.
- Because the first bit to be transmitted/received is the msb of a byte, the bit is shifted according to the msb position. Every bit is shifted, and finally an 8-bit data byte is formed.

On every falling edge of the SCL, the SCL ISR calls one of the following functions based on the I2C\_Flag:

- `Slave_address_receive()`
- `Slave_data_receive()`
- `Slave_data_transmit()`
- `Address_mismatch()`

When an address mismatch condition is identified, the program ignores the incoming data and waits for a STOP condition.

See the flowcharts in [Appendix A—Flowcharts](#) on page 10 for details.

## Testing the I<sup>2</sup>C Slave Implementation

To test the I<sup>2</sup>C slave implementation, the I<sup>2</sup>C master code is used. The Z8 Encore! XP<sup>®</sup> master uses the following two routines to write and read from the Z8 Encore! XP slave:


```
void Write_Z8Encore_slave
(unsigned char addr, unsigned char
data)
```

```
char Read_Z8Encore_slave (unsigned
char addr)
```

► **Note:** *In this implementation, the slave address of the Z8 Encore! XP is defined as 0xAE for the WRITE mode (to change this device address, change the #definition DEVICE\_ADDRESS in the scl\_interrupt.h file). To make the device operate in READ mode, use the slave address 0xAF.*

## Setup

Figure 3 displays the setup to test I<sup>2</sup>C transactions between a Z8 Encore! XP I<sup>2</sup>C Z8F642xx master device and a Z8 Encore! XP Z8F08xx slave device. An I<sup>2</sup>C EEPROM is connected to the I<sup>2</sup>C bus as a second I<sup>2</sup>C slave.



Interfacing AT24C128 I<sup>2</sup>C EEPROM and Z8F08xx I<sup>2</sup>C Slave to Z8F6423 Development Board

**Figure 3. Test Setup for the Z8 Encore! XP Z8F08xx I<sup>2</sup>C Slave**

To use the Z8 Encore! XP MCU as an I<sup>2</sup>C slave, make the connections as shown in [Figure 13](#) on page 17. Download the source code from [www.zilog.com](http://www.zilog.com) onto the Z8 Encore! XP MCU Development Board and follow the remaining steps (after step 1) listed in the [Procedure](#) section.

### Equipment Used

The equipment used for testing the I<sup>2</sup>C slave implementation are shown below:

- One Z8 Encore! XP<sup>®</sup> Development Kit (Z8F64200100KITG) with a Z8 Encore! XP 64K Series (Z8F6423x) MCU used as the I<sup>2</sup>C master for testing the I<sup>2</sup>C slave
- One Z8 Encore! XP Z8F08xx Development Kit (Z8F08200100KITG) with a Z8 Encore! XP 8K Series (Z8F08xx) MCU used as the I<sup>2</sup>C slave
- I<sup>2</sup>C EEPROM (AT24C128) with the required pull-up resistors (see [Figure 3](#) on page 5)
- ZDS II—Z8 Encore! IDE with ANSI C-Compiler
- Logic analyzer to observe I<sup>2</sup>C waveforms
- PC equipped with a HyperTerminal application as a user interface for testing

### Procedure


To test the I<sup>2</sup>C slave implementation, perform the following procedure.

1. Using ZDS II, download the slave implementation code contained in the AN0139-SC02.zip file onto a Z8 Encore! XP Z8F08xx MCU Development Board. This board now functions as the I<sup>2</sup>C slave.
2. Download the I<sup>2</sup>C master code listed in the AN0139-SC01.zip file to another 64KB Z8 Encore! XP MCU (Z8F6423x) Development Board using ZDS II. This board now functions as the I<sup>2</sup>C master.
3. The SDA and SCL lines of the three devices (master, Z8 Encore! XP, and slave) are connected according to the setup displayed in [Figure 3](#) on page 5.
4. Launch the HyperTerminal application with the following settings:
  - Baud rate = 9600bps
  - Data bit = 8bits
  - Parity = None
  - Stop bits = 1
  - Flow control = None
  - Port = COM2
5. Execute the master program from the ZDS II IDE.
6. The TEST\_PROGRAM prompt appears in the **HyperTerminal** window along with the Write and Read menus for both of the slave devices.
7. Enter w for Write, and enter 0xAE as the Write address for the Z8 Encore! XP slave device.
8. Enter the data to be written to the Z8 Encore! XP slave device. A displayed message, data written successfully, appears in the **HyperTerminal** window, as shown in [Figure 4](#) on page 7.
9. Enter R for Read, and enter 0xAF as the read address for the Z8 Encore! XP slave device.
10. The same data that was previously written to the Z8 Encore! XP slave device is displayed in the **HyperTerminal** window, as shown in [Figure 4](#) on page 7.
11. Enter A to write to the I<sup>2</sup>C EEPROM slave device, and enter the address of the location into which you want the data to be written.
12. Enter the data to be written to the I<sup>2</sup>C EEPROM device. A displayed message, data written successfully, appears in the HyperTerminal window, as shown in [Figure 5](#) on page 8.
13. Enter B to read from the I<sup>2</sup>C EEPROM slave device, and enter the address of the location into which you want the data to be read.

14. The data available at the specified I<sup>2</sup>C EEPROM address is displayed in the HyperTerminal window, as shown in Figure 5 on page 8.

## Results

Testing was performed at data transfer rates up to 70 KHz, and the results were found to be compliant with I<sup>2</sup>C slave functionality.



```
18June2003 - HyperTerminal
File Edit View Call Transfer Help

TEST_PROGRAM>W
Enter the device WRITE address(One byte): AE
Enter DATA to be written [HEX]:9FH
Data is written successfully to Z8ENCORE SLAVE
W Write to Z8Encore SLAVE
R Read from Z8Encore SLAVE


A Write to I2C EEPROM SLAVE
B Read from I2C EEPROM SLAVE
[ESC] To EXIT
TEST_PROGRAM>R
Enter the device READ address(One byte): AF

Read DATA: 9FH
-----
W Write to Z8Encore SLAVE
R Read from Z8Encore SLAVE
A Write to I2C EEPROM SLAVE
B Read from I2C EEPROM SLAVE
[ESC] To EXIT
TEST_PROGRAM>
```

Connected 0:29:25 | Auto detect | 9600 8-N-1 | SCROLL | CAPS | NUM | Capture | Print echo

**Figure 4. HyperTerminal Display, displaying a Read/Write Operation on the Z8 Encore! XP<sup>®</sup> Z8F08xx I<sup>2</sup>C Slave**





```

18June2003 - HyperTerminal
File Edit View Call Transfer Help
TEST_PROGRAM>A
Enter Address (0 to 3FFFH): 1234
Enter Write DATA [HEX]:A6H
Data is written successfully to I2C EEPROM SLAVE
W Write to Z8Encore SLAVE
R Read from Z8Encore SLAVE

A Write to I2C EEPROM SLAVE
B Read from I2C EEPROM SLAVE
[ESC] To EXIT
TEST_PROGRAM>B
Enter Address (0 to 3FFFH): 1234

Read DATA: A6H [1234H]
W Write to Z8Encore SLAVE
R Read from Z8Encore SLAVE
A Write to I2C EEPROM SLAVE
B Read from I2C EEPROM SLAVE
[ESC] To EXIT
TEST_PROGRAM>
Connected 0:55:45 Auto detect 9600 8-N-1 SCROLL CAPS NUM Capture Print echo

```

**Figure 5. HyperTerminal Display, displaying the Read/Write Operation on the I<sup>2</sup>C EEPROM**

## Summary

This application note presents a method for implementing slave functionality on the Z8 Encore! XP MCU using GPIO pins to emulate SCL and SDA lines. The software supports transactions on the I<sup>2</sup>C bus at data transfer rates of up to 70 KHz.

The Zilog application note titled *Using the Z8 Encore! XP MCU as an I<sup>2</sup>C Bus Master (AN0126)* provides master code containing APIs that can be used for communication between an I<sup>2</sup>C master and an I<sup>2</sup>C EEPROM slave device. This code can be downloaded onto a Z8 Encore! XP MCU. The slave implementation provided with this application note can be downloaded to the same Z8 Encore! XP MCU. Thus, a single Z8 Encore! XP MCU, with both

master and slave implementations, can be configured to work as a slave or as a master.

However, other I<sup>2</sup>C devices in the network must be able to identify whether the Z8 Encore! XP MCU is functioning as a slave or as a master. To allow other I<sup>2</sup>C devices to identify the Z8 Encore! XP MCU as a slave or a master, set the Z8 Encore! XP MCU as a slave by default. A GPIO pin on the Z8 Encore! XP MCU (other than PC0 or PC1) is configured as an output. A High/Low level on this GPIO pin indicates a master and a Low/High indicates a slave. The other I<sup>2</sup>C devices in the network must poll this GPIO line to know the status of the Z8 Encore! XP MCU. The software presented in this application note does not provide this feature.



Additionally, this application note highlights the interface details for the I<sup>2</sup>C implementation on the Z8 Encore! XP<sup>®</sup> Series microcontrollers. For a detailed information about the Z8 Encore! XP MCU, refer to the *Z8 Encore! XP 8K and 4K Series Product Specification (PS0228)*.


## References

The documents associated with Z8 Encore! XP MCU and the ZDS II available on [www.zilog.com](http://www.zilog.com) are provided below:

- eZ8<sup>™</sup> CPU User Manual (UM0128)
- Z8 Encore! XP F64xx Series Product Specification (PS0199)
- Z8 Encore! XP F0822 Series Flash Microcontrollers Product Specification (PS0225)
- Z8 Encore! Flash Microcontroller Development Kit User Manual (UM0146)
- Z8 Encore! XP<sup>®</sup> 8K and 4K Series Product Specification (PS0228)
- Z8 Encore! XP<sup>®</sup> F042A Series Development Kit User Manual (UM0166)
- Zilog Developer Studio II–Z8 Encore! User Manual (UM0130)


## Appendix A—Flowcharts

The flow of the `main` routine for the I<sup>2</sup>C slave implementation is displayed in [Figure 6](#).




**Figure 6. Flowchart of the Main Routine**

The flow of the SDA interrupt service routine is displayed in [Figure 7](#).




**Figure 7. Flowchart of the SDA Interrupt Service Routine**

The flow of the SCL interrupt service routine is displayed in [Figure 8](#).




**Figure 8. Flowchart of SCL Interrupt Service Routine**

The flow of the Slave Address Receive function is displayed in [Figure 9](#).




**Figure 9. Flowchart of the Slave Address Receive Function**

The flow of the Slave Data Receive function is displayed in [Figure 10](#).



**Figure 10. Flowchart of the Slave Data Receive Function**


The flow of the Slave Transmit function is displayed in [Figure 11](#).



**Figure 11. Flowchart of the Slave Transmitter Function**




The flow of the Address Mismatch function is displayed in [Figure 12](#).



**Figure 12. Flowchart of the Address Mismatch Function**

## Appendix B—Schematic Diagram for the Z8 Encore! XP<sup>®</sup> I<sup>2</sup>C Slave

Figure 13 is a schematic displaying the test setup for the Z8 Encore! XP I<sup>2</sup>C slave.



Interfacing AT24C128 I<sup>2</sup>C EEPROM and Z8 Encore! XP I<sup>2</sup>C Slave to Z8F6423 Development Board

**Figure 13. Test Setup for the Z8 Encore! XP I<sup>2</sup>C Slave**



**Warning:** DO NOT USE IN LIFE SUPPORT

### **LIFE SUPPORT POLICY**

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

### **As used herein**

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

### **Document Disclaimer**

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

eZ8, Z8, Z8 Encore!, and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.