

Product Update

Errata for Z8 Encore! XP[®] F6482 Series Devices

UP013806-0921

F6482 Series MCU for All Date Codes

The errata listed in Table 3 are found in all F6482 Series devices regardless of package date code. When reviewing the following errata, Zilog recommends that you download the most recent version of the <u>Z8</u> Encore! XP F6482 Series Product Specification (PS0294) from the Zilog website.

| No. | Summary | Detailed Description |
|-----|--|---|
| 1 | Information page erase attempt | A user code attempt to erase the locked Zilog Flash information page results in erase of main memory Page 0. |
| | | Suggested Workarounds: 1. Ensure INFO_EN=0 in the Flash Page Select Register prior to erasing a Flash page. 2. Block protect main memory Page 0. To block protect Page 0, in the Flash Block Protection Register configure FBP_EN=1 and FBPS=01h. FBPS identifies the page number of the first page that is not protected. All pages below this page are protected. |
| 2 | MOSI0 (PA4) and SCK0 (PA5) are open drain only | MOSI0 on PA4 and SCK0 on PA5 are open drain for an SPI0 master, regard- less of the WOR setting in the ESPI0 Control Register. In addition, for SCK0 on PA5 to function properly for a SPI0 slave, it is necessary to set CLKPOL=1 in the ESPI0 Control Register. |
| | | Suggested Workarounds:1. Use internal or external pull-ups.2. Use PC4 and PC5 as MISO0 and SCK0 instead of PA4 and PA5.3. If available, use SPI1 instead of SPI0. |
| 3 | External reset can occur upon Stop Mode Recovery | Upon Stop Mode Recovery, the Z8F6482 drives then releases the PD0/ RESET pin if the pin is configured as RESET, If this pin does not return to a high level within 2 System Clocks after it is released, an external reset can be detected resulting in a System Reset. |
| | | Suggested Workarounds: |
| | | If an external reset function is not needed, configure the PD0/RESET pin to be PD0 via the Port D GPIO Alternate Function registers. |
| | | 2. Use a low value external pull-up resistor on the PD0/RESET pin. such that the RC time constant is less than two System Clock periods. |
| | | 3. Prior to entering Stop Mode, configure System Clock to be a low frequency such as 1MHz. For example, by increasing the System Clock divider (CLKCTL Register) or by loading a previously stored low frequency DCO control word and select the DCO as System Clock. After Stop Mode Recov- ery, select the desired System Clock source and frequency. |

| Table 1. | Errata | to | F6482 | Series | Devices |
|----------|--------|----|-------|--------|---------|
|----------|--------|----|-------|--------|---------|

| No. | Summary | Detailed Description |
|-----|--|--|
| 4 | ADC and DAC lin- earity may degrade at low levels of inter- nal AVDD as VREF+ | ADC and DAC INL/DNL performance may degrade somewhat for REFSEL=00 (VREF+ internal connection to AVDD) when AVDD < $2.25V$ Suggested Workarounds: 1. Maintain AVDD $\geq 2.25V$. 2. Select an alternate VREF+ such as an external reference on the VREF+ pin |
| | | or an internal voltage reference. Note that AVDD can be connected to the VREF+ pin and used as an external VREF+. |
| 5 | Temperature Sensor Output Error can exceed specification | Temperature Sensor Output Error can exceed specification. Suggested Workaround: Do not use in applications that require a high degree of temperature sensor |
| | | accuracy. |
| 6 | Less than ideal FLL frequency locking robustness | Instantaneous FLL frequency error can be greater than expected based on the DCO resolution and the average FLL frequency can exhibit error. Furthermore, maximum FLL lock time, while not specified can exceed the typical specification dramatically. |
| | | Suggested Workaround: |
| | | If a high accuracy System CLock frequency and or faster lock time is needed, use an external HFXO with or without the PLL as System Clock. |
| 7 | Delay is needed prior to re-enabling TImer in any One- Shot Mode if Pclk or the WTO is Timer | After reaching the reload value and generating an interrupt, the Timer requires one Timer Clock for processing prior to being re-enabled. If the selected Timer Clock is Pclk or the WTO, it is possible for software to attempt to re-enable the Timer during this processing time. If this occurs, the re-enable attempt is ignored. |
| | clock | Suggested Workaround:1. Add one Timer Clock of delay to the interrupt service routine before setting TEN=1. |
| 8 | ADC outside window IRQ always asserts for 12-bit resolution conversions | 12-bit resolution conversions generate an outside window interrupt even the ADC result is within the Threshold Window. ADCCTL0[4] = 0 generates interrupt if the ADC data is outside Threshold Window. |
| | | Suggested Workaround:1. Select 14-bit conversions and enable averaging by setting RESOLUT=1 and AVE=1. |
| 9 | Averaging must be selected for 14-bit | ADC window check will behave erroneously for 14-bit resolution conversions if averaging is disabled. |
| | resolution ADC win- dow checking | Suggested Workaround: 1. Enable averaging by setting AVE=1. |
| 10 | ADC scan sequence performs an extra conversion when the ANA0 is selected | ADC scans starting with selected channel 0 will repeat the channel 0 conversion before continuing the scan sequence. This occurs only once at the start of the scanning sequence and only if ANA0 is one of the channels selected. Suggested Workaround: |
| | | When SCAN=1 and ADCINSL[0]=1 then discard first ADC conversion after starting the ADC. |

Table 1. Errata to F6482 Series Devices (Continued)

| No. | Summary | Detailed Description | | | |
|-----|---|---|--|--|--|
| 11 | Brief increase in IDDS1 and IDDS2 after entering Stop Mode | Shortly after entering Stop Mode, IDDS1 and IDDS2 can temporarily increase and exceed specification by several hundred microamperes. This excess Stop Mode IDD typically subsides within 30ms of entering Stop Mode. | | | |
| | | Suggested Workaround: 1. IConfigure the contents of the 3 address bytes following the STOP instruction to %00. When the MCU exits Stop mode, it begins code execution at the address defined by the Reset vector. Example: | | | |
| | | STOP ; Enter Stop mode DW %00, %00, %00 ; Define the 3 addresses following the Stop instruction as %00 | | | |

Table 1. Errata to F6482 Series Devices (Continued)

F6482 Series MCU for Date Codes 2118 and later

The errata listed in Table 3 are found in the F6482 Series devices with date codes prior to and including date code 2118. When reviewing the following errata, Zilog recommends that you download the most recent version of the <u>Z8 Encore! XP F6482 Series Product Specification (PS0294)</u> from the Zilog website.

NOTE: This section also applies to some devices with Date Codes 2119 through 2122. Please see PCN ZAC21-0051 for details.

| No. | Summary | Detailed Description |
|--|---|--|
| 1 | SPI0 slave always drives MISO0 on | If SPI0 is enabled as a slave for PC1/ANA5/C0INN/MISO0 and SPI0 is config- ured for I2S Mode of operation, the only alternate function available is MISO0. |
| | PC1 | Suggested Workarounds: 1. If available, use SPI1 instead of SPI0 when PC1/ANA5/C0INN/MISO0 is required for another function. 2. Use Comparator 1 if an external comparator negative input is required. |
| 2 ANA3 not available when SPI0 Master is enabled | | ANA3 is not available when SPI0 is enabled as a master. In this case, PC2/ ANA3/SS0– can be used as PC2 or SS0–. It is common to use SS0– as an output when SPI0 is a master. |
| | | Suggested Workaround: If available, use SPI1 instead of SPI0. |
| 3 | WDT Reset occa- sionally missed or causes device hang | If the WDT is configured to generate a System Reset (WDT_RES=1), upon WDT time-out, occasionally the time-out can be missed or the device can hang. Another reset source such as external reset or POR is required to clear the hang. |
| | | Suggested Workarounds: 1. Configure the WDT to generate an interrupt (WDT_RES=0). In the WDT interrupt service routine, reconfigure all control registers back to their default values then jump to the reset vector. 2. Connect externally an unused GPIO to the Reset pin and drive the GPIO low in the WDT interrupt service routine. |
| 4 | RTC alarms occa- | Due to synchronization error, RTC alarms are occasionally missed. |
| | sionally missed | Suggested Workaround: 1. Wait for the next alarm. 2. Poll the RTC to read the current counter register values and compare them against the programmed alarm register values. If the current count is greater than the alarm value, an alarm has been missed and software can generate the interrupt by setting the IRQ1[0] Register bit. |
| 5 | Failure to power up | At POR, VBG can be connected to a GPIO (PB2) and loaded externally, preventing Vcore power up |
| | | Suggested Workaround: 1. Float PB2 during power-up. |

| Table 2. Errata to F6482 Series Devices | Table 2. | Errata | to | F6482 | Series | Devices |
|---|----------|--------|----|-------|--------|---------|
|---|----------|--------|----|-------|--------|---------|

| No. | Summary | Detailed Description |
|-----|--------------------------------|--|
| 6 | PD1 Data out forced to Zero | The PD1 Data out is forced to Zero when PD2 alternate function is selected in the PDAFS1 Register. |
| | | Suggested Workarounds:1. If the PD1 alternate function is being used, select a GPIO other than PD1 for outputting data.2. Use an analog input other than PD2. |
| 7 | FLL enabled at Reset | Upon Reset, the FLLEN bit in the CLKCTL5 Register is set, enabling the FLL. Suggested Workaround: 1. If running the FLL is not desired, clear the FLLEN bit in the CLKCTL5 Register. |

Table 2. Errata to F6482 Series Devices (Continued)

F6482 Series MCU for Date Codes 1447 and later

The errata listed in Table 3 are found in the F6482 Series devices with date codes prior to and including date code 1447. When reviewing the following errata, Zilog recommends that you download the most recent version of the <u>Z8 Encore! XP F6482 Series Product Specification (PS0294)</u> from the Zilog website.

| No. | Summary | Detailed Description |
|-----|---|---|
| 1 | IPO does not meet | The 2% IPO tolerance target is exceeded. Current tolerance is ~3.5%. |
| | tolerance targets | Suggested Workaround: |
| | | If a higher accuracy clock is required, use an external clock source instead of the IPO. |
| 2 | ADC linearity can exceed specifica- tion at higher ADC | ADC INL and DNL increase with increasing ADC clock frequency at an ADC clock frequency of 1.5MHz. The INL and DNL specifications can be exceeded at an ADC clock frequencies of approximately 2MHz and higher. |
| | clock rates | Suggested Workaround: |
| | | Use an ADC clock frequency of less than 2MHz. |
| 3 | ADC linearity can exceed specification when V_{REF} and V_{IN} are close to | ADC INL and DNL performance degrades at higher ADC input levels (V_{IN}) when using when V_{REF} + \geq 15/16 * AV _{DD} and the following input modes: 1. Single-Ended Input Mode (INMODE=00). 2. Differential Input Mode (INMODE=01). |
| | AV _{DD} | Suggested Workarounds: |
| | | 1. If using V _{REF} + = AV _{DD} , maintain V _{IN} < 15/16 * V _{REF} +. 2. Use V _{REF} + < 15/16 * AV _{DD} . |
| | | 3. Use the following input modes: Unbalanced differential with translation buffer (INMODE=10) or Single-Ended with translation buffer (INMODE=11). |
| 4 | ADC linearity ADC linearity can exceed specification near mid-range in Single- Ended Input Mode | In Single-Ended Input Mode (INMODE=00), the ADC INL and DNL performance can exceed specification for codes near the mid-range, specifically from 800H to 930H (12-bit resolution), unless $AV_{DD} \ge 2.7V$ and $V_{REF} + \le AV_{DD} - 0.5V$. |
| | | Suggested Workarounds: |
| | | 1. Use an alternate input mode such as Single-Ended Input Mode with transla tion buffering (INMODE=11). |
| | | 2. Operate the device with $AV_{DD} \ge 2.7V$ and $V_{REF} + \le AV_{DD} - 0.5V$. |
| 5 | DAC DNL can | DAC DNL can exceed specification of <±1LSB at code 3840 by up to 0.5LSB |
| | exceed specification | Suggested Workarounds: |
| | | 1. Use in applications that can accept $<\pm1.5$ LSB DNL. |
| | | 2. Employ an input range such that output codes >3839 (decimal) are not used. |

Table 3. Errata to F6482 Series Devices

| No. | Summary | Detailed Description | | | |
|-----|------------------|--|--|--|--|
| 6 | VBIASEN does not | Setting VBIASEN=1 in the CMPCTL Register does not enable VBIAS. | | | |
| | enable VBIAS | Suggested Workarounds: | | | |
| | | VBIAS is enabled if any of the following are true: | | | |
| | | 1. A programmable reference is enabled by setting PREFEN=1 and clearing PREFSRC=0 in CMP0CTL1 or CMP1CTL1 registers. | | | |
| | | 2. An internal reference voltage is selected for the ADC. | | | |
| | | 3. An internal reference voltage is selected for the DAC and the DAC is enabled. | | | |
| | | To output VBIAS on the VBIAS pin, select the corresponding GPIO alternate function and set VBIASEN in the CMPCTL Register. | | | |
| 7 | | Op Amp A PGA gain network error exceeds specification. The gain is selected using the GAIN field in the AMPACTL1 Register. The nominal gain at some GAIN settings differs from specification. In addition, the gain network tolerance at some GAIN settings differs from specification. Please refer to the below table for details. | | | |

0110

0111

1000

1001

1010

1011 1100

1101

1110 1111

| | a. An internal ref | erence vo | litage is selected for | The DAC and the DAC is |
|--|--|----------------------------|--|--|
| | • | | BIAS pin, select the in the CMPCTL Re | corresponding GPIO alte gister. |
| | using the GAIN fi GAIN settings dif | ield in the fers from s | AMPACTL1 Regist | ecification. The gain is se er. The nominal gain at so ition, the gain network tole on. Please refer to the bel |
| | ſ | GAIN | Specified Gain | Actual Gain |
| | | 0000 | 1.5 ± 0.5% | 1.49 ± 1.0% |
| | | 0001 | 2±0.5% | 2 ± 1.5% |
| | | 0010 | 2.5 ± 0.5% | 2.45 ± 1.0% |
| | | 0011 | 3 ± 0.5% | 3.05 ± 1.0% |
| | | 0100 | 3.75 ± 0.5% | 3.55 ± 1.0% |
| | | 0101 | 4 ± 0.5% | 4±1.0% |
| | | | | |

5±0.5%

6±0.5%

7.5 ± 0.5%

8±0.5%

 $10 \pm 0.5\%$

 $12 \pm 1.0\%$

 $15 \pm 1.0\%$

20±1.0%

30 ± 1.0%

60±1.0%

4.55 ± 1.5%

4.9 ± 1.5%

 $5.35 \pm 1.5\%$

5.8±1.5%

6.4 ± 2.5%

7.1 ± 2.5%

8±2.5%

16±2.5%

32 ± 3.5%

64±6.0%

| Table 3. Errata | to F6482 | Series Devices | (Continued) |
|-----------------|----------|----------------|-------------|
|-----------------|----------|----------------|-------------|



Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2021 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.