

Application Note

ZiLOG eZ8 CPU Performance Benchmarking

AN012501-1202

ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432 Telephone: 408.558.8500 • Fax: 408.558.8300 • <u>www.zilog.com</u>



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300 www.zilog.com

ZiLOG and Z8Encore! are registered trademarks of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Information Integrity

The information contained within this document has been verified according to the general principles of electrical and mechanical engineering. Any applicable source code illustrated in the document was either written by an authorized ZiLOG employee or licensed consultant. Permission to use these codes in any form, besides the intended application, must be approved through a license agreement between both parties. ZiLOG will not be responsible for any code(s) used beyond the intended application. Contact the local ZiLOG Sales Office to obtain necessary license agreements.

Document Disclaimer

© 2002 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



Table of Contents

Introduction
References
Performance Benchmarks Overview 1
Results Summary
Benchmark Details 5 Benchmark#1 - Packing Binary Coded Data* 6 Benchmark #2 – Loop Control* 7 Benchmark #3 – Bit Test & Branch* 8 Benchmark #4 – Shifting Out 8-Bit Data & Clock* 9 Benchmark #5 – Software Timer 11 Benchmark #6 – Five Byte Block Move* 12 Benchmark #7 – Four Byte Binary Addition* 13 Benchmark #8 – Four Byte Binary Addition* 14 Benchmark #8 – Four Byte Table Search 16 Benchmark #10 – Input / Output Manipulation 18 Benchmark #11 – Switch Activated Two Second LED 20



List of Tables

Table 1.	Benchmarks Overview	2
Table 2.	Benchmark Results	4



Introduction

The eZ8 CPU is the central processor unit of ZiLOG's new Z8 Encore family of microcontrollers. It is designed to address continuing demand for faster and more code-efficient microcontrollers. The eZ8 CPU supports a superset of the original Z8[®] instruction set and provides an upgrade path that includes compatibility and performance for Z8 based designs.

This document evaluates the eZ8 CPU instruction set performance against the Motorola CPU08 using assembly routines that are commonly found in micro-controller applications. On-chip peripheral features and their performance are not considered here. The focus is to evaluate the CPU's instruction set, programming model efficiency, and execution speed. This document is a follow-up of the Application Note "ZiLOG's eZ8 CPU versus Motorola's CPU08 – A Comparison Study".

References

- 1. ZiLOG eZ8 CPU User Manual, UM0128
- 2. ZiLOG Z8 Encore! Microcontrollers with Flash and 10-bit A/D Product Specifications, PS0176
- 3. ZiLOG eZ8 CPU versus Motorola's CPU08 A Comparison Study Application Note AN0123
- 4. Motorola CPU08 Reference Manual, CPU08RM/AD, Rev. 3, 2/2001
- 5. Motorola MC68HC908AB32 Microcontroller Technical Data, Rev. 1.0
- 6. COP8 Instruction Set Performance Evaluation, National Semiconductor Application Note 1042
- 7. A Comparison of 8-bit Microcontrollers, Microchip Application Note AN520

Performance Benchmarks Overview

We have used general-purpose commonly used operations and routines to compare the performance of the CPUs. These are not made up to highlight any one instruction set. The benchmarks are representative of typical micro-controller applications and used in industry literature [6,7] to compare core performances. A total of 11 benchmarks are used. These benchmarks exercise data movement, arithmetic operations, I/O manipulation and time keeping capabilities of the CPU.

Table 1 below provides an overview of the benchmarks. The benchmarks are coded in assembly and are optimized for speed. This is so especially in the case of the eZ8 CPU as it allows efficient unrolling of loops. Loop unrolling reduces instruction cycle count at the price of a slightly bigger code size.



Routine	Description	
Packing BCD	This benchmark takes two bytes in RAM or registers, each containing a BCD digit in the lower nibble and create a packed BCD data byte, which is stored back in the register or RAM location holding the low BCD digit.	
Loop Control	This benchmark is a simple loop control where a register containing a loop count is decremented, tested for zero, and if not zero, then branched back to the beginning of the loop.	
Bit Test & Branch	This benchmark tests a single bit in a register or a RAM location and makes a conditional branch. We assume that the most significant bit is tested and a branch is to be taken if the bit is set.	
Shifting out 8-bit data & clock	This benchmark generates data and clock under program control by toggling two output pins.	
Five Byte Block Move	This benchmark moves only a block of five data bytes from a specific location to a specific destination location.	
Software Timer	This benchmark implements a 10ms time delay loop subroutine.	
Four Byte Binary Addition	This benchmark adds two four byte binary numbers and replaces the first operand with the result. This emulates an adding machine addition, where A B replaces A. The benchmark is programmed as a subroutine, with the carr flag indicating an overflow.	
Four Byte Packed BCD Subtraction	This benchmark adds two eight digit (four bytes each) packed BCD numbers and replaces the first operand with the result. This emulates an adding machine addition, where A - B replaces A. The benchmark is programmed as a subroutine, with the carry flag being used to indicate a positive or negative result. The BCD decimal-adjust (da) instruction is used following the subtraction to achieve the correct BCD result.	
Three Byte Table Search	This benchmark searches a 200-byte table resident in program memory for a three-byte character string, which may be resident anywhere in the lookup table (not necessarily on three byte boundaries). The status of the carry bit indicates the success or failure of the search. The benchmark is programmed as a subroutine.	
Input / Output Manipulation	This benchmark compares two 8-bit I/O ports, P1 and P2. If they are equal, a nine is output as the least significant digit (lower nibble) of a third port P3. If port P1 is greater than port P2, then port P2 is output on port P1. If port P1 is less than port P2, then the most significant digit of Port P1 is copied to the least significant digit of Port P3.	



Table 1. Benchmarks Overview (Continued)

Routine	Description
Switch Activated Two-Second Delay	This benchmark samples a switch input to activate a two-second output to turn on an LED. This switch is debounced with a 10ms delay on both opening and closing. Once activated, the switch turns on an LED output for two seconds and turns it off, regardless of whether or not the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and the LED output are low true.

Results Summary

Table 2 below summarizes the performance benchmarking results. For each benchmark, the total instruction cycles, execution time and code size are presented. The execution time is the product of the total instruction cycles and instruction cycle time. The CPU08 executes instructions at 8MHz bus frequency, while the eZ8 CPU executes instructions at 20MHz.



	Benchmarks (Optimized for speed)	ZiLOG eZ8 CPU (Instruction Cycle Time = 0.05μs)	Motorola CPU08 (Instruction Cycle Time = 0.125μs)	eZ8 CPU	eZ8 CPU Code
		Execution cycles/ Time and Code Size	Execution cycles/ Time and Code Size	Execution Speed Ratio ¹	Efficiency Ratio ²
Benchmarks	Packing Binary Coded Decimal (BCD)	5 cycles/0.25μs	12 cycles/1.5μs		0.57
(optimized for speed)		4 bytes	7 bytes	6.0	
	Loop Control	3 cycles/0.15μs	3 cycles/0.375μs	2.5	1.0
		2 bytes	2 bytes	2.5	1.0
	Bit Test & Branch	3 cycles/0.15μs	5 cycles/0.625μs	4.17	1.0
		3 bytes	3 bytes	4.17	1.0
	Shifting out 8-bit	169 cycles/8.45μs	205 cycles/25.625µs	2.02	1 1 2
	Data & Clock	28 bytes	25 bytes	3.03	1.12
	10ms Software Timer	-	-	_	1.0
		9 bytes	9 bytes		1.0
	Five Byte Block move	14 cycles/0.7μs	25 cycles/3.125μs	4.46	1.0
		15 bytes	15 bytes		1.0
	Four Byte Binary Addition	16cycles/0.8μs	55 cycles/6.875μs	8.59	1.08
		13 bytes	12 bytes		
	Four Byte Packed BCD Subtraction	101 cycles/5.05μs	151 cycles/18.875μs	3.73	1.17
		41 bytes	35 bytes		
	Three Byte Table Search	68 cycles/3.4μs	63 cycles/7.875μs	2.32	1.08
		43 bytes	40 bytes		
	Input / Output Manipulation	30/17/20 cycles 1.5/0.85/1.0μs	37/27/33 cycles 4.625/3.375/4.125μs	3.08/3.97/4.13	1.03
		38 bytes	37 bytes		
	Switch Activated	59 cycles/2.95μs	64 cycles/8μs	2.71	1.18
	Two Second LED	46 bytes	39 bytes		

Table 2. Benchmark Results

AN012501-1202



Table 2. Benchmark Results	(Continued)
----------------------------	-------------

Benchm (Optimiz speed)		Motorola CPU08 (Instruction Cycle Time = 0.125µs)	eZ8 CPU Execution Speed Ratio ¹	eZ8 CPU Code Efficiency Ratio ²
TOTAL	505 cycles 25.25μs	680 cycles 85μs	3.36	1.08
	242 bytes	224 bytes		

1. The speed ratio is calculated as follows: (Time CPU08) / (Time eZ8 CPU). A number higher than 1 means eZ8 CPU is faster.

2. The code efficiency ratio is calculated as follows: (Code Size eZ8 CPU / Code Size CPU08). A number less than 1 means eZ8 CPU is more efficient.

In terms of execution time, the eZ8 CPU executes **3.36** *times faster* compared to the CPU08 using 26% less CPU cycles overall. In terms of code efficiency, the eZ8 CPU uses 8% more program space compared to the CPU08.

Benchmark Details

Presented in the following pages are the benchmark implementation with detailed comments. The comments include for each instruction, the byte and instruction cycle counts. For each benchmark, a score comprised of total bytes, total instruction cycles and execution speed is presented. The execution speed is the product of the instruction cycle count and instruction cycle time.

5



Benchmark#1 - Packing Binary Coded Data*

This benchmark takes two bytes in RAM or registers, each containing a BCD digit in the lower nibble and create a packed BCD data byte, which is stored back in the register or RAM location holding the low BCD digit.

eZ8 CPU			
; REGHI and REGLO assumed to be in current register page			
REGHI EQU %10 REGLOW EQU %11			
PACK_BCD: swap REGHI ; 2/2 Swap BCD digit of REGHI to high nibble or REGHI, REGLO ; 2/3 Pack BCD digits in REGHI and REGLO			
Score: 5 cycles / 4 bytes / 0.25µs			
CPU08			
; REGHI and REGLO assumed to be in page0			
REGHI EQU \$50 REGLOW EQU \$51			
PACK_BCD: lda REGHI ; 2/3 Load A with REGHI nsa ; 1/3 Swap BCD digit to high nibble ora REGLOW ; 2/3 Pack BCD digits sta REGHI ; 2/3 Store A in REGHI			
Score: 12 cycles / 7 bytes / 1.5µs			



Benchmark #2 – Loop Control*

This benchmark is a simple loop control where a register containing a loop count is decremented, tested for zero, and if not zero, then branched back to the beginning of the loop.

eZ8 CPU		
; Working Register R15 with loop count		
LOOP_START: D djnz R15, LOOP_START ; 2/3 Decrement R15 and branch to ; LOOP_START if R15 not zero		
Score: 3 cycles / 2 bytes / 0.15µs		
CPU08		
; Index Register X with loop count		
LOOP_START:		
 dbnzx LOOP_START ; 2/3 Decrement X and branch to ; LOOP_START if X not zero		
Score: 3 cycles / 2 bytes / 0.375µs		

*From Reference [7] on Page 1



Benchmark #3 – Bit Test & Branch*

This benchmark tests a single bit in a register or a RAM location and makes a conditional branch. We assume that the most significant bit is tested and a branch is to be taken if the bit is set.

eZ8 CPU			
; Working Register R15 with value to be tested			
 btjnz 7,R15,NEW_ADDRS ; 3/3 Test bit 7 of R15 and branch to ; NEW_ADDRS if set			
NEW_ADDRS:			
Score: 3 cycles / 3 bytes / 0.15µs			
CPU08			
; TREG assumed to be in page0			
TREG EQU \$50			
 brset 7,TREG,NEW_ADDRS ; 3/5 Test bit 7 of TREG and branch to ; NEW_ADDRS if set			
 NEW_ADDRS:			
Score: 5 cycles / 3 bytes / 0.625µs			

*From Reference [7] on Page 1



Benchmark #4 – Shifting Out 8-Bit Data & Clock*

This benchmark generates data and clock under program control by toggling two output pins.

	eZ8 CPU		
; Data	; code optimized for speed ; Data is output on Port A, pin 0 ; Clock is output on Port A, pin 1		
XFER_DA	ATA EQU %10	; Temporary register, holds data to shift out	
SHIFT_C	ld R15,#%08	; 2/2 Load R15 with count ; 4/2+2 Configure Port A pins 0 & 1 as output	
XMIT1:	rrc XFER_DATA jr nc, XMIT2	; 4/3 Toggle Port A Data & Clock output pins ; 2/2 Rotate next data bit into carry ; 2/2+2 Jump to XMIT2 if carry not set ; 4/3+1 If carry, set data bit (Port A, pin 0)	
XMIT2:	djnz R15,XMIT1	; 4/3 Set Clock bit (Port A, pin 1) ; 2/3+1 Decrement R15 and jump to XMIT1 if not ; zero ; 4/3 Toggle Port A Data & Clock output pins	
Score:	169 cycles / 28	bytes / 8.45µs	

AN012501-1202



CPU08						
; Data	optimized for speed is output on Port . is output on Port	A, pin O				
XFER_DATAEQU \$50; Temporary Register, holds data to shift outPORTAEQU \$00; Port ADDRAEQU \$04; Port A Configuration Register						
SHIFT_O	<pre>lda XFER_DATA ldx #08 bset 0,DDRA bset 1,DDRA bclr 0,PORTA bclr 1,PORTA rola bcc XMIT2 bset 1,PORTA bset 0,PORTA</pre>	<pre>; 2/3 Load A with transfer data ; 2/2 Load X with count ; 2/4 Configure Port A pin 0 as output ; 2/4 Clear clock bit ; 2/4 Clear data bit ; 1/1 Rotate A left through carry ; 2/3 Branch to XMIT2 if carry clear ; 2/4 Set data bit ; 2/4 Set clock bit ; 2/3 Decrement X and Branch to XMIT1 if zero ; 2/4 Clear clock bit ; 2/4 Clear data bit</pre>				
Score:	205 cycles / 25 by	tes / 25.625μs				



Benchmark #5 – Software Timer*

Γ

This benchmark implements a 10ms time delay loop subroutine

eZ8 CPU						
; code optimized for speed						
TMRCNT_LOWEQU %9A; 10ms decrement count low byteTMRCNT_HIGHEQU %6F; 10ms decrement count high byte						
	; 2/2 Initialize R15 with low byte ; 2/2 Initialize R14 with high byte					
LOOP:						
	; 2/5 Decrement Register Pair R14,R15 ; 2/2 Jump to Loop if not zero ; 1/4 Return from subroutine					
Score: - / 9bytes / 9.9999ms						
	CPU08					
; code optimized for speed						
TMRCNT1 EQU \$FF ; TMRCNT2 EQU \$68 ;	10ms decrement count1 byte 10ms decrement count2 byte					
	2/2 Initialize A with count1					
ldx #TMRCNT2 ;	2/2 Initialize X with count2					
dbnzx LOOP ;	2/3 Decrement A and branch if not zero 2/3 Decrement X and branch if not zero 1/4 Return from subroutine					
Score: - / 9bytes / 9.985ms						



Benchmark #6 – Five Byte Block Move*

This benchmark moves only a block of five data bytes from a specific source location to a specific destination location.

eZ8	СРИ
; code optimized for speed ; Source (src) and Destination (dst)	Locations in current register page
<pre>dst EQU %10 src EQU %20 5B_MOVE: ld dst,src ; 3/2+1 Move byte ld dst+1,src+1 ; 3/2+1 Move byte ld dst+2,src+2 ; 3/2+1 Move byte ld dst+3,src+3 ; 3/2+1 Move byte ld dst+4,src+4 ; 3/2 Move byte 4 </pre>	1 from source to destination 2 from source to destination 3 from source to destination
Score: 14 cycles / 15 bytes / 0.7µs	
CPT	800
; code optimized for speed ; Source (src) and Destination (dst)	Locations assumed to be in page0
<pre>dst EQU \$50 src EQU \$60 5B_MOVE: mov src,dst ; 3/5 Move byte 0 mov src+1,dst+1 ; 3/5 Move byte 2 mov src+2,dst+2 ; 3/5 Move byte 2 mov src+3,dst+3 ; 3/5 Move byte 2 mov src+4,dst+4 ; 3/5 Move byte 4 </pre>	1 from source to destination 2 from source to destination 3 from source to destination
Score: 25 cycles / 15 bytes / 3.125µs	3



Benchmark #7 – Four Byte Binary Addition*

This benchmark adds two four byte binary numbers and replaces the first operand with the result. This emulates an adding machine addition, where A + B replaces A. The benchmark is programmed as a subroutine, with the carry flag indicating an overflow.

eZ8 CPU					
<pre>; code optimized for speed ; Source (src) and Destination (dst) Locations in current register page</pre>					
<pre>dst EQU %10 src EQU %20 4B_BADD: add dst+3,src+3 ; 3/3 Add src and dst, least significant byte first adc dst+2,src+2 ; 3/3 Add with carry 2nd byte adc dst+1,src+1 ; 3/3 Add with carry 3rd byte adc dst,src ; 3/3 Add with carry most significant byte ret ; 1/4 return from subroutine</pre>					
Score: 16 cycles / 13 bytes / 0.8µs					
CPU08					
; code optimized for speed ; Source (src) and Destination (dst) Locations assumed to be in page0 dst EQU \$50					
<pre>src EQU \$60 4B_BADD: ldx #04 ; 2/2 Load index register with count clc ; 1/1 Clear carry LP1:</pre>					
<pre>lda dst-1,X ; 2/3 Load accumulator (A) with dst operand adc src-1,X ; 2/3 Add src operand to A sta dst-1,X ; 2/3 Store result in dst dbnzx LP1 ; 2/3 Decrement count and loop if not zero rts ; 1/4 Return from subroutine</pre>					
Score: 55 cycles / 12 bytes / 6.875µs					



Benchmark #8 – Four Byte Packed BCD Subtraction*

This benchmark adds two eight digit (four bytes each) packed BCD numbers and replaces the first operand with the result. This emulates an adding machine addition, where A - B replaces A. The benchmark is programmed as a subroutine, with the carry flag being used to indicate a positive or negative result. The BCD decimal-adjust (da) instruction is used following the subtraction to achieve the correct BCD result.

	eZ8 CPU
; code optimized for ; Source (src) and D	speed Destination (dst) Locations in current register page
<pre>da dst+3 sbc dst+2,src+2 da dst+2 sbc dst+1,src+1 da dst+1 sbc dst,src da dst jr nc, DONE NEG: ld R12, #%04 ld R11, #dst+3 rcf</pre>	<pre>; 3/3 Subtract src from dst, low byte first ; 2/2+1 Decimal adjust the result ; 3/3 Subtract the 2nd byte ; 2/2+1 Decimal adjust the result ; 3/3 Subtract the 3rd byte ; 2/2+1 Decimal adjust the result ; 3/3 Subtract the most significant byte ; 2/2 Decimal adjust the result ; 2/2 Decimal adjust the result ; 2/2 Jump to DONE if carry not set ; 2/2 Load R12 with loop count ; 2/2 Load R11 with dst low byte address ; 1/2 Reset Carry Flag</pre>
da RIO ld @R11, R10 dec R11	<pre>; 2/2 Clear R10 ; 2/4 Subtract next dst byte from 0 ; 2/2 Decimal adjust the result ; 2/3 Store the result in dst ; 2/2 Decrement R11 ; 2/3 Decrement R12 and jump to LP1 if not zero ; 1/2 Set carry flag</pre>
ret	; 1/4 Return from subroutine
Score: 101 cycles /	41 bytes / 5.05µs



CPU08					
; code optimized for speed ; Source (src) and Destination (dst) Locations assumed to be in page0 ; In CPU 08, the BCD decimal adjust command (DAA) only works following ; addition, not subtraction. Consequently, the BCD subtraction must be ; implemented as an addition by adding the complement of the subtrahend ; (2 nd operand) to the 1 st operand. This complement is achieved by ; subtracting the subtrahend from a packed BCD 99 and then adding one ; to the result.					
dst EQU \$50 src EQU \$60 4B_BCDSUB: ldx #04 ; 2/2 Load X with loop count clc ; 1/1 Clear carry					
LP1: lda #\$99 ; 2/2 Load A with BCD 99 sbc src-1,X ; 2/3 Subtract src-1+X from A add #01 ; 2/2 Add 1 to result daa ; 1/2 Decimal adjust A add dst-1,X ; 2/3 Add dst-1+X to A daa ; 1/2 Decimal adjust A sta dst-1,X ; 2/3 Store result in dst-1+X dbnzx LP1 ; 2/3 Decrement X and branch to LP1 if not zero bpl DONE ; 2/3 Branch on plus to DONE NEG:					
clc ; 1/1 Clear carry flag ldx #04 ; 2/2 Load X with loop count LP2:					
<pre>LP2. lda #\$99 ; 2/2 Load A with BCD 99 sbc dst-1,X ; 2/3 Subtract dst-1+X from A add #01 ; 2/2 Add 1 to result daa ; 1/2 Decimal adjust A sta dst-1,X ; 2/3 Store result in dst-1+X dbnzx LP2 ; 2/3 Decrement X and branch to LP2 if not zero sec ; 1/1 Set Carry flag DONE: rts ; 1/4 Return from subroutine</pre>					
Score: 151 cycles / 35 bytes / 18.875µs					
*From Deference [6] on Dege 1					

*From Reference [6] on Page 1



Benchmark #9 – Three Byte Table Search*

This benchmark searches a 200-byte table (resident in program memory) for a three-byte character string, which may be resident anywhere in the lookup table (not necessarily on three byte boundaries). The status of the carry bit indicates the success or failure of the search. The benchmark is programmed as a subroutine.

eZ8 CPU						
; code optimized for speed ; CHAR1, CHAR2, CHAR3 are the three characters to be searched ; TBASE indicates Table Base in Program Memory						
CHAR1 EQU %FA CHAR2 EQU %FB CHAR3 EQU %FC						
SIZE EQU %C6; Table Size (2 less than 200)TBASE EQU %01; Table Base - starts at 0100H in program memory						
3B_TABSRCH: ld R15, #SIZE ; 2/2 Load R15 with table size clr R14 ; 2/2 Temp Register to hold Table Offset Pointer clr R11 ; 2/2 R10 & R11 function as register pair to ld R10, #TBASE ; 2/2 hold program memory Table Base Address						
ldc R12, @RR10 ; 2/5 Load R12 with table byte from program memory cp R12, #CHAR1 ; 3/3 Compare R12 with CHAR1 jr ne, FAIL ; 2/2 Jump to FAIL if not equal						
<pre>inc R11 ; 2/2 Increment R11 ldc R12, @RR10 ; 2/5 Load R12 with table byte from program memory cp R12, #CHAR2 ; 3/3 Compare R12 with CHAR2 jr ne, FAIL ; 2/2 Jump to FAIL if not equal</pre>						
<pre>inc R11 ; 2/2 Increment R11 ldc R12, @RR10 ; 2/5 Load R12 with table byte from program memory cp R12, #CHAR3 ; 3/3 Compare R12 with CHAR1 jr ne, FAIL ; 2/2 Jump to FAIL if not equal</pre>						
scf ; 1/2 Set carry flag to indicate match ret ; 1/4 Return from subroutine FAIL:						
inc R14 ; 2/2 Increment R14 ld R11, R14 ; 2/2 Load R11 with R14 djnz R15, LP1 ; 2/3 Decrement R15 and Jump if not zero to LP1 rcf ; 1/2 Reset carry flag ret ; 1/4 Return from subroutine						
Score: 68 cycles / 43 bytes / $3.4\mu s$ Assumption: First search iteration fails with first byte mismatch, second search iteration successful.						



CPU08						
; CHAR1	<pre>; code optimized for speed ; CHAR1, CHAR2, CHAR3 are the three characters to be searched ; TBASE indicates Table Base in Program Memory</pre>					
CHAR1 CHAR2 CHAR3	EQU \$FA EQU \$FB EQU \$FC					
SIZE TPTR	EQU \$10 EQU \$11	; Tem] ; Tem]	p Register to hold Table Size p Register to hold Table Offset Pointer			
TBASE	EQU \$01	00				
3B_TABS	RCH: mov clrx stx	#\$C6,SIZE TPTR	;3/4 Initialize SIZE to 198 (Table Size - 2) ;1/1 Clear X ;2/3 Store X in TPTR			
SRCH:	lda cmp bne	TBASE,X #CHAR1 FAIL	;3/4 Load A with first byte ;2/2 Compare A with CHAR1 ;2/3 Branch to FAIL if not equal			
	incx lda cmp bne	TBASE,X #CHAR2 FAIL	;1/1 Increment X ;3/4 Load A with second byte ;2/2 Compare A with CHAR2 ;2/3 Branch to FAIL if not equal			
	incx lda cmp bne	TBASE,X #CHAR3 FAIL	;1/1 Increment X ;3/4 Load A with third byte ;2/2 Compare A with CHAR3 ;2/3 Branch to FAIL if not equal			
	sec rts		;1/1 Set carry to indicate match ;1/4 Return from subroutine			
FAIL:	inc ldx dbnz clc rts	TPTR TPTR SIZE , SRCH	;2/4 Increment TPTR ;2/3 Load X with TPTR ;3/5 Decrement SIZE & Branch if not zero ;1/1 Clear carry ;1/4 Return from subroutine			
Assumpt	Score: 63 cycles / 40 bytes / 7.875µs Assumption: First search iteration fails with first byte mismatch, second search iteration successful.					



Benchmark #10 – Input / Output Manipulation*

This benchmark compares two 8-bit I/O ports P1 and P2. If they are equal, a nine is output as the least significant digit (lower nibble) of a third port P3. If port P1 is greater than port P2, then port P2 is output on port P1. If port P1 is less than port P2, then the most significant digit of Port P1 is copied to the least significant digit of Port P3.

	eZ8 CPU
; code optimized for	speed
<pre>ld R1, #%FF ld R5, #%FF ld R9, #%0 cp R6, R2 jr ge, POSITIVE NEGATIVE: ld R1, #%0 ld R3, R6 jr FINISH POSITIVE: jr zero, EQUAL srp #%0 ldx R15, FD2H swap R15 and R15, #%0F ldx FDBH, R15 jr FINISH EQUAL:</pre>	<pre>; 2/2 Set Page as \$F, Group as \$D ; 2/2 Configure Port A as input (P1) ; 2/2 Configure Port B as input (P2) ; 2/2 Configure Port C as output (P3) ; 2/3 Compare P2 and P1 ; 2/2 Jump to POSITIVE if P2 > P1 ; 2/2+1 Configure P1 as output ; 3/2 Write P2 value to P1 ; 2/2 Jump to FINISH ; 2/2 Jump to FINISH ; 2/2 Jump to EQUAL if P2 = P1 ; 2/2+1 Set RP as \$0 ; 3/2 Load R15 with P1 ; 2/2+1 Swap Upper and Lower Nibbles of R15 ; 3/3 Retain only Lower Nibble of R15 ; 3/2 Output R15 to P3 ; 2/2 Jump to Finish ; 2/2 Output digit 9 to P3</pre>
Score: 38 bytes P1 < P2: 30 cy P1 = P2: 17 cy P1 > P2: 20 cy	rcles / 0.85µs



			CPU08
; code c	ptimi	zed for speed	
PORTB PORTC DDRA	EQU \$ EQU \$ EQU \$ EQU \$ EQU \$ EQU \$	01 ; Port 02 ; Port 04 ; Port 05 ; Port	2 P2
PORTCMP:			
	cla sta sta deca sta		<pre>; 1/1 Clear A ; 2/3 Configure Port A as input (P1) ; 2/3 Configure Port B as input (P2) ; 1/1 Decrement A to all ones ; 2/3 Configure Port C as output (P3)</pre>
	cmp bpl	PORTB PORTA POSITIVE	<pre>; 2/3 Load A with Port P2 data ; 2/3 Compare Port P1 data with Port P2 data ; 2/3 Branch to POSITIVE if P2 > P1</pre>
NEGATIVE			
POSITIVE	sta bra	#\$FF,DDRA PORTB PORTA FINISH	<pre>; 3/4 Configure Port A as output(P1) ; 2/3 Load A with Port P2 data ; 2/3 Output Port P2 data to Port P1 ; 2/3 Branch to FINISH</pre>
	beq	EQUAL PORTA #\$F0 PORTC FINISH	<pre>; 2/3 Branch to EQUAL if P2 = P1 ; 2/3 Load A with Port P1 data ; 2/2 Extract high order nibble of Port P1 ; 1/3 Exchange upper and lower nibbles ; 2/3 Output result to Port P3 ; 2/3 Branch to FINISH</pre>
EQUAL: FINISH:	mov	#\$09,PORTC	; 3/4 Output digit 9 to Port P3
rinion.			
F	P1 < P P1 = P	es 2: 37 cycles / 2: 27 cycles / 2: 33 cycles /	3.375µs



Benchmark #11 – Switch Activated Two Second LED*

This benchmark samples a switch input to activate a two-second output for turning on an LED. The switch is debounced with a 10ms delay on both opening and closure. Once activated, the switch turns on an LED output for two seconds and turns it off, regardless of whether the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and LED output are low true.

	eZ8 CPU
; code optimized for	speed
TLO EQU \$6F	; 10ms Delay count low byte
THI EQU \$9A	; 10ms Delay count high byte
LED2:	
srp #%DF	; 2/2 Set Page as \$F, Group as \$D
ld R5, #%F0	; 2/2+1 Configure Port B : Upper nibble as
	; output and lower nibble as input
WAIT1:	
	; 3/3 Wait for input switch (Port B, Pin 0) ON
	; 3/3+1 Call 10ms delay subroutine
	; 4/3 Turn on LED (Port B, Pin 7)
ld R0, #200	; 2/2+1 Initialize R0 to obtain 2 second delay
SEC5:	
call DLY10	; 3/3 Call 10ms delay subroutine
djnz R0, SEC5	; 2/3 Decrement and loop if not zero ; 2/2 Set Page as \$F, Group as \$D
srp #%DF	; 2/2 Set Page as \$F, Group as \$D
bset 7,R7	; 2/2+1 Turn off LED
WAIT2:	
	; 3/5 Wait for input switch OFF
	; 3/3 Debounce 10ms
srp #%DF	; 2/2 Set Page as \$F, Group as \$D
bra WSWON	; 2/3 Repeat procedure
DLY10:	
srp #%0	; 2/2 Set Page and WRG as 0
ld R15,#TLO	; 2/2 Initialize R15 with low byte
ld R14,#THI	; 2/2 Initialize R14 with high byte
LOOP:	
	; 2/5 Decrement Register Pair R14,R15
jr nz, LOOP	; 2/2 Jump to Loop if not zero
ret	; 1/4 Return from subroutine



				(CPU08
; code (optimiz	zed for speed			
PORTB	EQU \$()1 ; Port	Вr	nemoi	ry address
DDRB	EQU \$()5 ; Port	во	confi	iguration register
TLO	EQU \$H	FF ; 10ms	De	lay d	count1 byte
THI	EQU \$6	58 ; 10ms	De	lay d	count2 byte
LED2:					
	lda	#\$F0	;	2/2	Load A with Port B config and data
	sta	PORTB	;	2/3	Output 0 on Port B upper nibble
	sta	DDRB	;	2/3	Configure Port B : Upper nibble as
			;		output and lower nibble as input
WSWON:	_				
	brset	0, PORTB, WSWON	;	3/5	Wait for input switch ON(low true)
SWON:		DT 3/1 0		0/4	
	jsr	DLY10		'	Debounce 10ms
	bcir lda	7,PORTB #200			Turn on LED (low true) Initialize A
SEC5:	Iua	#200	'	2/2	IIIIIIIIZE A
SECJ.	jsr	DLY10	;	2/4	Call 10ms subroutine 200 times
	JUT	DEIIO		2/1	to get 2s LED on time
	dbnza				Decrement A & loop if not zero
	bset	7,PORTB			Turn off LED
WSWOFF:					
	brclr	0, PORTB, WSWOFF	;	3/5	Wait for input switch OFF
	jsr	DLY10	;	2/4	Debounce 10ms
	bra	WSWON	;	2/3	Repeat procedure
DLY10:					
	psha		;	1/2	Save A
	lda	#TLO	;	2/2	Set up outer loop count
	ldx	#THI	;	2/2	Set up inner loop count
LOOP:					
	dbnzx				Decrement X & loop if not zero
	dbnza				Decrement A & loop if not zero
	popa				Restore A
	rts		;	1/4	Return from subroutine
<u> </u>	- A -		~		
		les / 39bytes / summed up ignor			