



Technical Considerations for Z80185 and Z80195 Regarding Interrupt Edge Mode

AN023803-0908

Abstract

This Application Note describes a method of changing the Interrupt Edge Mode Select while executing the main program code to avoid an unexpected interrupt.

Overview

Zilog's Z80185 and Z80195 are the smart peripheral controller devices designed for general data communications applications. These devices are specifically designed to accommodate all the input and output (I/O) requirements for serial and parallel connectivity. The Z80185 and Z80195 devices are useful in a broad range of applications by combining a high-performance CPU core with a variety of system and I/O resources. The Z80195 is the ROM-less version of the device.

Discussion

It is observed that changing the interrupt edge mode (by configuring the Interrupt Edge Register (IER)) and clearing the interrupt at the same time may result in an unexpected interrupt.

To resolve this issue, a procedure to change the IER is developed and is recommended for use in application using this feature of the Z80185.

Theory of Operation

The cause of this unexpected interrupt involves a race condition of the edge detect circuitry and the interrupt clear circuitry. Under normal circumstances, the edge mode select is changed by writing the edge mode select bits at the same time as the clear bits. However, it is possible that the edge detect circuit will latch in an interrupt before it is

cleared. To avoid this situation, disable interrupts before the edge mode select is changed and later enable interrupts to continue with normal operation.

Changing the Interrupt Edge Mode Select

Using the following code segment, in the manner of changing the Interrupt Edge Mode Select and clearing it at the same time, may result in an unexpected interrupt.

```
LD A, #ACh  
LD (DF), A
```

The above Opcode sets INT1 and INT2 to Falling Edge Detect and clears the interrupts at the same time. To avoid this unexpected interrupt, you must use the following code:

```
LD A, #ACh INT2  
DI  
LD (DF), A  
EI
```

Summary

Based on testing and failure analysis, a race condition exists in the Z80185 that makes it possible for an unexpected interrupt to occur. This race condition involves only the IER. To avoid this situation it is recommended that while changing the IER, disable the interrupts before writing to IER and enable the interrupts once the write operation is complete to continue with normal operation.



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.