

Z86E02/E04/E08/E09 SL1995

Z8 CMOS OTP Microcontrollers

Programming Specification

PS009202-1203

ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126 Telephone: 408.558.8500 • Fax: 408.558.8300 • <u>www.ZiLOG.com</u>



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street San Jose, CA 95126 Telephone: 408.558.8500 Fax: 408.558.8300 www.ZiLOG.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

©2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



Table of Contents

List of Figuresiv
List of Tables
General Description
Parallel Programming Interface 3 Pin Diagrams 3
OTP Memory Size 5 Device Operation 6
Unlock Sequence into EPROM Mode
EPROM Modes 9 Top Level Operations 9
EPROM Array Modes 10
Option Bit Modes
Power-Down Procedure
EPROM I/O Timing 24 Programming Flow 27
Recommendations to Third-Party Programmers 32 Precharacterization Product 33
Third Party Developer Feedback Form
The Z86E02/E04/E08/E09 SL1995 Programming Specification
Third Party Developer Information 34 Third Party Developer Product Information 34
Return Information
Problem Description or Suggestion 34



List of Figures

Top-Level Programming Sequence 2
18-Pin DIP/SOIC Pin Configuration, STANDARD Mode 3
18-Pin DIP/SOIC Pin Configuration, EPROM Mode
20-Pin SSOP Pin Configuration, STANDARD Mode 4
20-Pin SSOP Pin Configuration, EPROM Mode 4
Unlock Sequence
Top Level Operations Flow
EPROM ARRAY READ/WRITE Mode Entry Functional Timing 11
EPROM ARRAY READ Mode Functional Timing 13
EPROM ARRAY PROGRAM AND VERIFY Functional Timing 15
OPTION BIT PROGRAM AND VERIFY Mode Entry Functional Timing
OPTION BIT PROGRAM AND VERIFY Functional Timing 19
OPTION BIT READ Mode Functional Timing
Power-Down Functional Timing 22
Z86E0x EPROM ARRAY and OPTION BIT PROGRAM AND VERIFY Waveform
Z86E0x Additional Timing Waveform
EPROM ARRAY PROGRAM, VERIFY, and READ Algorithm 28
EPROM ARRAY READ Algorithm
OPTION BIT PROGRAM, VERIFY, and READ Algorithm 30
OPTION BIT READ Algorithm
Third-Party Top-Level Algorithm



List of Tables

Table 1.	Output Parallel Byte 4
Table 2.	Input Parallel Byte
Table 3.	EPROM Size
Table 4.	Power-On Reset Pin Conditions
Table 5.	Unlock Sequence Conditions
Table 6.	Mode Selections
Table 7.	EPROM ARRAY READ/WRITE Mode Entry Conditions 11
Table 8.	EPROM ARRAY READ Mode Conditions 13
Table 9.	EPROM ARRAY PROGRAM AND VERIFY Mode Conditions 15
Table 10.	Option Bit Values
Table 11.	OPTION BIT PROGRAM AND VERIFY Mode Entry Conditions 17
Table 12.	OPTION BIT PROGRAM AND VERIFY Mode Conditions 20
Table 13.	Power-Down Conditions
Table 14.	Timing Specifications 24
Table 15.	Voltage Specifications 25
Table 16.	Z86E0x Additional Timing Specifications



General Description

The EPROM Programming interface is a byte-wide data interface with 7 control inputs and a 17-wire connection. This document describes the EPROM interface pertinent to the following parts:


Z86E02 SL1995 Z86E04 SL1995 Z86E08 SL1995 Z86E09 SL1995

Top-Level Programming

After powering up, the programming sequence begins by sending the unlock code sequence, followed by the mode selection. The program address must be reset to 0000h after entering EPROM mode. The first data byte to be programmed is then loaded on Port 2. When the programming control sequence is applied, the programming pulse commences. Data is then verified for correct programming. If the data is incorrect, a count begins to record the number of programmed after N_{MAX} attempts, it is a failed part. If data is verified, then it must be *overprogrammed* for a minimum of 3 times the cumulative programming time. The address counter is then incremented to the next address. The next data byte is sent, and programming continues using the same basic algorithm. See Figure 1.



Figure 1. Top-Level Programming Sequence






Parallel Programming Interface

The EPROM interface is a 17-wire connection. Review the part-specific pin diagrams in Figures 2 through 5 for part pin-out.

Pin Diagrams

Device pin-out diagrams for the 18-pin DIP/SOIC and 20-pin SSOP are shown in Figures 2 through 5. There are two configurations for the 20-pin SSOP device—the corresponding parts are identified in the diagrams.





		\bigcirc			
D4 🗖	1		18	Þ	D3
D5 🗖	2		17		D2
D6 🗖	3		16		D1
D7 🗖	4		15		D0
V _{CC} ⊏	5		14	þ	GND
NC 🗆	6		13		PGM
CE 🗆	7		12	þ	CLOCK
OE 🗆	8		11	þ	CLEAR
ЕРМ 🗆	9		10	Þ	V _{PP}



Figure 4. 20-Pin SSOP Pin Configuration, STANDARD Mode

P24 🗖	1	20	🗆 P23
P25 🗖	-	19	🗆 P22
P26 🗖	3	18	🗆 P21
P27 🗖	4	17	⊐ P20
V _{CC} 🗖	5	16	⊐ GND
V _{CC} ⊏	6	15	⊐ GND
X _{OUT} 🗖	7	14	⊐ P02
X _{IN} ⊏	8	13	⊐ P01
P31 🗖	9	12	⊐ P00
P32 🗖	10	11	⊐ P33

Figure 5. 20-Pin SSOP Pin Configuration, EPROM Mode

D4 🛙	1	20	🗆 D3
D5 🛙	2	19	🗆 D2
D6 r	3	18	🗆 D1
D7 🛛		17	🗆 D0
V _{CC} I V _{CC} I <u>NC</u> I	5	16	⊐ GND
V _{CC} I	6	15	⊐ <u>GND</u>
NC	7	14	⊐ PGM
	8	13	
OE	9	12	CLEAR
EPM	10	11	⊐ V _{PP}

Tables 1 and 2 indicate the device's Port 2 input and output EPROM data.

Table 1. Output Parallel Byte

	Bit Number							
Port 2	7	6	5	4	3	2	1	0
Output EPROM data	7	6	5	4	3	2	1	0

Table 2. Input Parallel Byte

	Bit Number							
Port 2	7	6	5	4	3	2	1	0
Input EPROM data	7	6	5	4	3	2	1	0



OTP Memory Size

The device is offered in 4 memory configurations. Table 3 lists the available sizes of EPROM memory.

Devices	Memory Size	Last Address
Z86E02	0.5 KB	01FFh
Z86E04	1.0 KB	03FFh
Z86E08	2.0 KB	07FFh
Z86E09	4.0 KB	OFFFh

Table 3. EPROM Size



Device Operation

>

The device must first be unlocked before it can enter EPROM mode. Otherwise, the device remains in STANDARD mode. The device cannot be programmed in STANDARD mode. It can only be programmed in EPROM mode. The following sequence details the unlock procedure.


Unlock Sequence into EPROM Mode

The following unlock sequence is valid for all parts.

- **Note:** Unlock clock cycles are the X_{IN} clock cycle entered by the programmer, not the internal Z8 SCLK cycles.
 - A POR must be completed before unlock operations begin. The X_{IN} pin must be in a V_{IL} state. Allow 50 ms minimum for the device to completely exit POR to allow the internal signal IRESET to go Low. See <u>Table 5</u> for POR conditions.
 - 2. Any time after POR, when the internal signal IRESET is Low. The unlock sequence can be sent. See Figure 6 and <u>Table 4</u>.
 - 3. While the X_{IN} pin is in a V_{II} state, force Port 2 pins with A5h.
 - 4. Apply one clock pulse to X_{IN} . The clock pulses should be a minimum of 1 µsec in duration.
 - 5. Force the Port 2 pins with 5Ah.
 - 6. Apply one clock pulse to the X_{IN} pin.
 - 7. Force the Port 2 pins with A5h.
 - 8. Apply one clock pulse to X_{IN} .
 - 9. Force the Port 2 pins with F0h.
 - 10. Apply one clock pulse to X_{IN}.
 - 11. Force the Port 2 pins with OFh.
 - 12. Apply one clock pulse to X_{IN} .
 - 13. Force the Port 2 pins with 00h.
 - 14. Apply one clock pulse to X_{IN} .
 - 15. Force the Port 2 pins with F1h.
 - 16. Apply one clock pulse to X_{IN}.
 - 17. Force the Port 2 pins with 00h.
 - 18. Apply one clock pulse to X_{IN}.



- 19. The part is now in EPROM mode. The only way to exit EPROM mode is to perform a POR.
- **Note:** All signals must be stable before th<u>e X_{IN} (CE)</u> pin is pulsed High and cannot change until X_{IN} (CE) pin is in a V_{IL} state. The signal should be stable for a minimum of 1µsec.



Note:

1. The device enters EPROM mode at this point when X_{IN} goes Low.

>



EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
D0-D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	See Figure 6
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	See Figure 6
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	5V
$\frac{V_{CC}}{\overline{CE}(X_{IN})}$	Pin 7	Pin 8	See Figure 6
NC (X _{OUT})	Pin 6	Pin 7	No Connection
ŌE	Pin 8	Pin 9	V _{IH}
EPM	Pin 9	Pin 10	V _{IH}
V _{PP}	Pin 10	Pin 11	V _{IL}
CLEAR	Pin 11	Pin 12	V _{IL}
CLOCK	Pin 12	Pin 13	V _{IL}
PGM	Pin 13	Pin 14	V _{IH}

Table 4. Unlock Sequence Conditions

Table 5. Power-On Reset Pin Conditions

EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	State
D0D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	GND
D4D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	GND
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	Ramp to 5V
$\frac{V_{CC}}{\overline{CE}(X_{IN})}$	Pin 7	Pin 8	GND
NC (X _{OUT})	Pin 6	Pin 7	No Connection
ŌE	Pin 8	Pin 9	GND
EPM	Pin 9	Pin 10	GND
V _{PP}	Pin 10	Pin 11	GND
CLEAR	Pin 11	Pin 12	GND
CLOCK	Pin 12	Pin 13	GND
PGM	Pin 13	Pin 14	GND



EPROM Modes

The device offers two modes of operation. Table 6 lists the available mode options.


Table 6. Mode Selections

Value	Description
A	EPROM Array Read and Write modes
В	Option Bit Program and Verify modes

Top Level Operations

Figure 7 illustrates the operations available to the user after the device is unlocked and enters EPROM mode.

Figure 7. Top Level Operations Flow





EPROM Array Modes

EPROM ARRAY READ/WRITE Mode Entry

- 1. To enter EPROM ARRAY READ/WRITE mode, all pins must be set as per Table 7.
- 2. EPM is lowered to V_{IL}.
- 3. OE is lowered to V_{IL} .
- 4. The V_{PP} is raised to V_{IH} .
- 5. The CLEAR is pulsed High to V_{IH} and back down to $V_{\text{IL}}.$
- 6. The V_{PP} is lowered to V_{IL} .
- 7. After a delay of at least 1 μ sec minimum, the V_{PP} is raised to V_{IH}.
- 8. OE is raised to V_{IH}.
- 9. EPM is raised to V_{IH} .
- 10. The device now operates in EPROM ARRAY READ/WRITE mode. See Figure 8.
- Note: The delay between edges should be 1µsec minimum unless specified in the timing specification in <u>Table 14</u>.






Figure 8. EPROM ARRAY READ/WRITE Mode Entry Functional Timing

D0-D3 Pins 15, 16, 17, 18 Pins 17, 18, 19, 20 NC D4-D7 Pins 1, 2, 3, 4 Pins 1, 2, 3, 4 NC GND Pin 14 Pins 15, 16 GND V _{CC} Pin 5 Pins 5, 6 5V CE Pin 7 Pin 8 V _{IL} NC Pin 8 Pin 9 See Figure EPM Pin 9 Pin 10 See Figure				
D4-D7 Pins 1, 2, 3, 4 Pins 1, 2, 3, 4 NC GND Pin 14 Pins 15, 16 GND V_{CC} Pin 5 Pins 5, 6 5V \overline{CE} Pin 7 Pin 8 V _{IL} NC Pin 8 Pin 9 See Figure EPM Pin 9 Pin 10 See Figure	EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
GND Pin 14 Pins 15, 16 GND V _{CC} Pin 5 Pins 5, 6 5V CE Pin 7 Pin 8 V _{IL} NC Pin 6 Pin 7 No Conn OE Pin 8 Pin 9 See Figure EPM Pin 9 Pin 10 See Figure	D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	NC
V _{CC} Pin 5 Pins 5, 6 5V CE Pin 7 Pin 8 V _{IL} NC Pin 6 Pin 7 No Conn OE Pin 8 Pin 9 See Figure EPM Pin 9 Pin 10 See Figure	D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	NC
NCPin 6Pin 7No ConnOEPin 8Pin 9See FiguEPMPin 9Pin 10See Figu	GND	Pin 14	Pins 15, 16	GND
NCPin 6Pin 7No ConnOEPin 8Pin 9See FiguEPMPin 9Pin 10See Figu	V _{CC}	Pin 5	Pins 5, 6	5V
OEPin 8Pin 9See FiguEPMPin 9Pin 10See Figu	CE	Pin 7	Pin 8	V _{IL}
EPM Pin 9 Pin 10 See Figu		Pin 6	Pin 7	No Connection
	ŌĒ	Pin 8	Pin 9	See Figure 8
V Din 10 Din 11 Soo Figu	EPM	Pin 9	Pin 10	See Figure 8
урр гипто гипти Зеетиро	V _{PP}	Pin 10	Pin 11	See Figure 8



EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
CLEAR	Pin 11	Pin 12	See Figure 8
CLOCK	Pin 12	Pin 13	V _{IL}
PGM	Pin 13	Pin 14	V _{IH}

 Table 7. EPROM ARRAY READ/WRITE Mode Entry Conditions (Continued)

EPROM ARRAY READ Mode Operation

- 1. Perform Steps 1 through 6 of the EPROM ARRAY READ/WRITE mode entry (see the EPROM ARRAY READ/WRITE Mode Entry operation, previous page) before proceeding to Step 2.
- Reset the address counter by pulsing the CLEAR pin. See Figure 9 and Table 8. Please refer to <u>Table 14</u> for minimum and maximum widths of the CLOCK and CLEAR signals.
- 3. The address counter is incremented on the rising edge of the CLOCK signal.
- 4. After resetting the address counter using the CLEAR pin, the address counter points to address 0000h.
- The READ operation is performed by lowering OE to V_{IL} and reading the data on Port2. Pins P20 to P27 represent the EPROM data D0 to D7, respectively. See Figure 9 and Table 8.
- A V_{OH}-level READ on Port2 corresponds to a 1 state, while a V_{OL} level corresponds to a 0 level stored in the EPROM array.
- **Note:** Please refer to <u>Table 14</u> for the minimum and maximum width of OE during EPROM READ mode and data access time.
- 7. The next address is read by pulsing the clock pin High, then forcing OE to V_{IL} and bringing it back High after the data is read.
- 8. Repeat Step 7 until the final address is read.
- 9. Because the address is sequentially accessed, a previously-accessed address can only be read by resetting the address counter to 0000h and clocking the address counter to increment to the appropriate address.






Figure 9. EPROM ARRAY READ Mode Functional Timing

Table 8. EPROM ARRAY READ Mode Conditions

EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
		20-1 11 3301	I OICeu State
D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	See Figure 9
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	See Figure 9
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	5V
V _{CC} <u>CE</u>	Pin 7	Pin 8	V _{IL}
NC	Pin 6	Pin 7	No Connection
OE	Pin 8	Pin 9	See Figure 9
EPM	Pin 9	Pin 10	V _{IH}
V _{PP}	Pin 10	Pin 11	V _{IH}



Table 8. EPROM ARRAY READ Mode	Conditions (Continued)
--------------------------------	------------------------

CLEAR	Pin 11	Pin 12	See Figure 9
CLOCK	Pin 12	Pin 13	See Figure 9
PGM	Pin 13	Pin 14	V _{IH}

EPROM ARRAY PROGRAM AND VERIFY Mode Operation

- Perform the EPROM ARRAY READ/WRITE mode entry (see the <u>EPROM</u> <u>ARRAY READ/WRITE Mode Entry</u> operation on page 10) before proceeding to Step 2.
- Reset the address counter by pulsing the CLEAR pin. See Figure 10 and Table 9. Please refer to <u>Table 14</u> for minimum and maximum widths of the CLOCK signal.
- 3. The address counter is incremented on the rising edge of the CLOCK signal.
- 4. After resetting the address counter using the CLEAR pin, the address counter points to address 0000h.
- The PROGRAM operation is performed by lowering PGM to V_{IL}. See <u>Figure 10</u>. Please refer to <u>Table 14</u> for minimum and maximum widths of the PGM signal.
- 6. The PROGRAM operation is complete when PGM is raised back to VIH.
- The VERIFY operation is performed by lowering OE to V_{IL} and reading the data on Port2. Pins P20 to P27 represent the EPROM data D0 to D7, respectively.
- 8. A V_{OH}-level READ on Port2 corresponds to a *1* state, while a V_{OL} level corresponds to a *0* level stored in the EPROM array.
- 9. Please refer to <u>Table 14</u> for the minimum and maximum width of OE during EPROM Read mode and data access time.
- 10. If the data read shows that the address location is not yet programmed, then repeat Steps 5 to 7 until the data read shows that the address location is programmed.
- 11. If the address location is not programmed after the 25th try, then the device is considered failed.
- 12. If the address location is programmed, then the address location is overprogrammed with three times the total accumulated program time.
- 13. The next address is accessed by pulsing the CLOCK High to $V_{\text{IH}},$ then Low to $V_{\text{IL}}.$



- 14. Repeat Steps 5 to 12 until the last address is read.
- 15. Because the address is sequentially accessed, a previously-accessed address can only be programmed or read by resetting the address counter to 0000h and clocking the address counter to increment to the appropriate address.

Figure 10. EPROM ARRAY PROGRAM AND VERIFY Functional Timing




Table 9. EPROM ARRAY PROGRAM AND VERIFY Mode Conditions

EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	See Figure 10
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	See Figure 10
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	5V
CE	Pin 7	Pin 8	V _{IL}



NC	Pin 6	Pin 7	No Connection
OE	Pin 8	Pin 9	See Figure 10
EPM	Pin 9	Pin 10	V _{IH}
V _{PP}	Pin 10	Pin 11	V _{IH}
CLEAR	Pin 11	Pin 12	See Figure 10
CLOCK	Pin 12	Pin 13	See Figure 10
PGM	Pin 13	Pin 14	See Figure 10

Table 9. EPROM ARRAY PROGRAM AND VERIFY Mode Conditions (Continued)

Option Bit Modes

Table 10 lists the device's available option bits and their default states.

Bit	Option	Unprogrammed Default Value	
D0	ROM Protect	Disabled	
D1	Low-EMI Mode	Disabled	
D2	Autolatches	Enabled	
D3	Reserved	Must be 1	
D4	Permanent WDT	Disabled	
D5	Reserved	Must be 1	
D6	RC Oscillator	Disabled	
D7	32-kHz Oscillator	Disabled	
Note: Option bits are 0 when programmed and 1 when unprogrammed.			

Table 10. Option Bit Values*

OPTION BIT PROGRAM AND VERIFY Mode Entry

- 1. To enter OPTION BIT PROGRAM AND VERIFY mode, all pins must be set as per Table 11. The initial state for V_{PP} and CLEAR is V_{IL} while OE is at V_{IH} .
- 2. V_{PP} is raised to V_{IH} .
- 3. CLEAR is pulsed High to V_{IH} , then Low to V_{IL} . See <u>Table 14</u> for specifications regarding the CLEAR signal.
- 4. V_{PP} is lowered to V_{IL} .
- 5. After a delay of at least 1 μs minimum, V_{PP} is raised to $V_{IH}.$



- 6. After a delay of at least 1 µs minimum from V_{PP} rising, \overline{OE} is raised to V_{IH} .
- 7. The CLOCK is raised to V_{IH}.
- 8. OE is pulsed Low to V_{IL} , then High to V_{IH} .
- 9. The CLOCK is lowered to V_{IL}.
- 10. Repeat steps 7 to 9 six more times.
- 11. After a delay of at least 1 µs minimum, EPM is raised to VIH.
- 12. The device is now in OPTION BIT READ/WRITE mode. See Figure 11.

Figure 11. OPTION BIT PROGRAM AND VERIFY Mode Entry Functional Timing




Table 11. OPTION BIT PROGRAM AND VERIFY Mode Entry Conditions

EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	NC
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	NC
GND	Pin 14	Pins 15, 16	GND



V _{CC} CE	Pin 5	Pins 5, 6	5V
CE	Pin 7	Pin 8	V _{IL}
NC	Pin 6	Pin 7	No Connection
OE	Pin 8	Pin 9	See Figure 11
EPM	Pin 9	Pin 10	See Figure 11
V _{PP}	Pin 10	Pin 11	See Figure 11
CLEAR	Pin 11	Pin 12	See Figure 11
CLOCK	Pin 12	Pin 13	See Figure 11
PGM	Pin 13	Pin 14	V _{IH}

Table 11. OPTION BIT PROGRAM AND VERIFY Mode Entry Conditions (Continued)


OPTION BIT PROGRAM AND VERIFY Mode Operation

- 1. Perform the Option Bit READ/WRITE Mode Entry operation (see <u>OPTION BIT</u> <u>PROGRAM AND VERIFY Mode Entry</u> on page 16) before proceeding to Step 2.
- The CLOCK is pulsed High to V_{IH}, then Low to V_{IL}. Please refer to <u>Table 14</u> for minimum and maximum widths of the CLOCK signal. See Figure 12 and Table 12.
- The 8 option bit values required in <u>Table 10</u> are forced onto Port2. Option bits D0 to D7 corresponds to Port2 pins P20 to P27. Please refer to <u>Table 14</u> for setup and hold times.
- The PROGRAM operation is performed by lowering PGM to V_{IL}. Please refer to <u>Table 14</u> for minimum and maximum widths of the PGM signal. See Figure 12 and Table 12.
- 5. The PROGRAM operation is complete when the PGM is raised back to V_{IH} .
- The VERIFY operation is performed by lowering OE to V_{IL}, then reading the data on Port2. Pins P20 to P27 represent the Option Bit data D0 to D7, respectively.
- A V_{OH}-level READ on Port2 corresponds to a 1 state (unprogrammed), while a V_{OL} level corresponds to a 0 level stored in the EPROM array.



- **Note:** Please refer to <u>Table 14</u> for the minimum and maximum width of OE during EPROM READ mode and data access time.
 - 8. If the data read shows that the address location is not yet programmed, then repeat Steps 4 to 7 until the data read shows that the address location is programmed.
 - 9. If the address location is not programmed after the 25th try, then the device is failed.
 - 10. If the address location shows that it is programmed, then the address location is then overprogrammed with three times the total accumulated program time.

Figure 12. OPTION BIT PROGRAM AND VERIFY Functional Timing





EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	See Figure 12
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	See Figure 12
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	5V
V _{CC} <u>CE</u>	Pin 7	Pin 8	V _{IL}
NC	Pin 6	Pin 7	No Connection
OE	Pin 8	Pin 9	See Figure 12
EPM	Pin 9	Pin 10	V _{IH}
V _{PP}	Pin 10	Pin 11	V _{IH}
CLEAR	Pin 11	Pin 12	See Figure 12
CLOCK	Pin 12	Pin 13	See Figure 12
PGM	Pin 13	Pin 14	See Figure 12

Table 12. OPTION BIT PROGRAM AND VERIFY Mode Conditions

OPTION BIT READ Mode Operation

- 1. Perform the Option Bit READ/WRITE Mode Entry operation (see <u>OPTION BIT</u> <u>PROGRAM AND VERIFY Mode Entry</u> on page 16) before proceeding to Step 2.
- 2. CLOCK is pulsed High to V_{IH}, then Low to V_{IL}. Please refer to <u>Table 14</u> for the minimum and maximum width values of the CLOCK signal.
- The 8 option bit values required in <u>Table 10</u> are read from Port2. Option bits D0 to D7 correspond to Port2 pins P20 to P27. Please refer to <u>Table 14</u> for setup and hold times.
- The OPTION BIT READ operation is performed by lowering OE to V_{IL} and reading the data on Port2. Pins P20 to P27 represent the option bit data D0 to D7, respectively. See Figure 13.
- 5. A V_{OH}-level READ on Port2 corresponds to a *1* state, while a V_{OL}-level corresponds to a *0* level stored in the EPROM array.
- 6. Please refer to <u>Table 14</u> for the minimum and maximum width of OE during EPROM READ mode and data access time.






Figure 13. OPTION BIT READ Mode Functional Timing



Power-Down Procedure

The following steps outline the power-down operation of the Z86E0x device.

- 1. Set up the I/O pins per Figure 14 and Table 13.
- 2. \overline{CE} is raised to V_{IH}.
- 3. EPM is lowered to GND.
- 4. V_{PP} is lowered to GND.
- 5. V_{CC} is lowered from 5.0V to 2.0V.
- 6. $\overline{\text{PGM}}$ is lowered to GND.
- 7. \overline{OE} is lowered to GND.
- 8. CE is lowered to GND.
- 9. V_{CC} is lowered to GND.








Table 13. Power-Down Conditions


EPROM Signal	18-Pin DIP/SOIC	20-Pin SSOP	Forced State
D0–D3	Pins 15, 16, 17, 18	Pins 17, 18, 19, 20	NC
D4–D7	Pins 1, 2, 3, 4	Pins 1, 2, 3, 4	NC
GND	Pin 14	Pins 15, 16	GND
V _{CC}	Pin 5	Pins 5, 6	See Figure 14
V _{CC} <u>CE</u>	Pin 7	Pin 8	See Figure 14
NC	Pin 6	Pin 7	No Connection
ŌĒ	Pin 8	Pin 9	See Figure 14
EPM	Pin 9	Pin 10	See Figure 14
V _{PP}	Pin 10	Pin 11	See Figure 14
CLEAR	Pin 11	Pin 12	V _{IL}
CLOCK	Pin 12	Pin 13	V _{IL}
PGM	Pin 13	Pin 14	See Figure 14



EPROM I/O Timing

The following section details the programming and verification of the OTP. Input and output timing is illustrated in Figure 15. Timing specifications are provided in Table 14. Voltage specifications are provided in Table 15.

Figure 15. Z86E0x EPROM ARRAY and OPTION BIT PROGRAM AND VERIFY Waveform*



Note: *EPROM bits are 0 when programmed, and 1 when unprogrammed.

Table 14. Timing Specifications

Parameters	Name	Min	Max	Units
1	Address setup time	2		μs
2	Chip Enable setup time	2		μs
3	PGM setup time	2		μs
4	Address to OE setup time	2		μs
5	Data setup time	2		μs
6	Program pulse width	0.95		ms
7	Overprogram pulse width	2.85		ms



Table 14. Timing Specifications (Continued)

Parameters	Name	Min	Max	Units
8	Data hold time	2		μs
9	OE setup time	2		μs
10	Data access time	188		ns
11	OE width	250		ns
12	Data output float time		100	ns

Table 15. Voltage Specifications

		20°C to 30°	C		
Symbol	Description	Min	Max	Typical	Unit
V _{PROG}	Programming supply voltage	4.75	5.25	5.0	V
I _{PROG}	Programming supply current		50		mA
V _{IH}	Input High Voltage	0.7 x V _{PROG} V _{PR}	_{ROG} +0.3	2.6	V
V _{IL}	Input Low Voltage	GND-0.3 0.2 >	x V _{PROG}	1.6	V
V _{OH}	Output High Voltage	V _{PROG} -0.4		4.8	V
V _{OL}	Output Low Voltage		1.0	0.8	V

Figure 16 illustrates additional timing for the device. Table 16 provides the timing specifications identified in Figure 16.






Figure 16. Z86E0x Additional Timing Waveform

Table 16.Z86E0x Additional Timing Specifications

	Timing		ning
Parameter	Name	Minimum	Maximum
T1	CLEAR Width	1µs	
T2	Input CLOCK High	1µs	
Т3	Input CLOCK Period	2µs	
T4	Input CLOCK Low	1µs	
Т5	CLOCK to Address Counter Out Delay		15ns
Т6	OE Setup Time	1µs	
Т7	OE Hold Time	1µs	
Т8	OE Width Low	250ns	
Т9	CLOCK Falling to CLEAR Rising	2µs	
T10	CLEAR Falling to CLOCK Rising	2µs	



		Timing	
Parameter	Name	Minimum	Maximum
T11	CLEAR to Address Counter Out Delay		15ns
T12	CLOCK Rising to OE Falling	1µs	
T13	Data Access Time	188ns	

Table 16.Z86E0x Additional Timing Specifications (Continued)

Programming Flow

Figures 17 and 18 illustrate the flow of the EPROM ARRAY PROGRAM, VERIFY, and READ operations. Figures 19 and 20 illustrate the flow of the OPTION BIT PROGRAM, VERIFY, and READ operations.



Figure 17. EPROM ARRAY PROGRAM, VERIFY, and READ Algorithm






Figure 18. EPROM ARRAY READ Algorithm








Figure 19. OPTION BIT PROGRAM, VERIFY, and READ Algorithm



Note: *It is assumed that the user has already selected the option bits prior to this step.



Figure 20. OPTION BIT READ Algorithm




Note: *It is assumed that the user has already selected the option bits prior to this step.



Recommendations to Third-Party Programmers

ZiLOG recommends the top-level flow illustrated in Figure 21 for programming user code and option bits into OTP.





ZiLOG recommends that third-party programmers offer the following features for OTP operations.

- Blank check
- Examine OTP code
- Program/verify code and option bits
- Verify code
- Checksum of OTP



- Checksum of buffer/RAM
- Program option bits as a sole option
- Read option bits as a sole option

Precharacterization Product

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

ZiLOG, Inc. 532 Race Street San Jose, CA 95126 Telephone (408) 558-8500 FAX 408 558-8300 Internet: www.zilog.com



Third Party Developer Feedback Form

The Z86E02/E04/E08/E09 SL1995 Programming Specification

If you experience any problems while operating this product, or if you note any inaccuracies while reading this Product Specification, please copy and complete this form, then mail or fax it to ZiLOG (see *Return Information*, below). We also welcome your suggestions!

Third Party Developer Information

Name	Country
Company	Phone
Address	Fax
City/State/Zip	E-Mail

Third Party Developer Product Information

Serial # or Board Fab #/Rev. #	
Software Version	
Document Number	
Host Computer Description/Type	

Return Information

ZiLOG System Test/Customer Support 532 Race Street San Jose, CA 95126 Phone: (408) 558-8500 Fax: (408) 558-8536 ZiLOG Customer Support

Problem Description or Suggestion

Provide a complete description of the problem or your suggestion. If you are reporting a specific problem, include all steps leading up to the occurrence of the problem. Attach additional pages as necessary.