

# BREAK DETECTION ON Z80180 AND Z181



reak sequence is a key area not automatically dealt with by all devices however, it is possible to handle break sequences through simple edge detection and hardware configuration techniques.

# INTRODUCTION

Within the Z80<sup>®</sup> product family, there is a group of products based on the Z180<sup>™</sup> MPU Core. They are the Z180 (Z80180, Z8S180), Z181<sup>™</sup> and Z182. The Z180 MPU is a Superintegration<sup>™</sup> device built around a Z80 compatible CPU core, and also includes two UART channels, two DMA channels, two 16-bit timers, CSIO, and other system functions. The on-board UART (universal asynchronous

receiver/transmitter) channels meet most common asynchronous communication requirements except break sequence handling. These UART channels lack the embedded hardware features necessary to send/detect break. This application note describes how to handle break.

### WHAT IS THE BREAK SEQUENCE?

In the asynchronous communication environment, the "break sequence" is commonly used to interrupt the process. The sequence is defined as the contiguous transmission of "0" (space) for a certain length of time. The CCITT "blue book" specification states that the time duration for this is larger than 2M+3 bit time (where M is the character length). After the break sequence, another 2M+3

bit time consisting of the contiguous transmission of "1" (mark) is required to start the next character. Most serial communication devices, including Z8 x 30 SCC and Z844x SIO, define this condition as "null character with framing error". These devices usually generate interrupt at both the start and the end of the break sequence.

# Z180'S BEHAVIOR RELATIVE TO THE BREAK SEQUENCE

When the Z180 UART c it behaves as follows: If the character bit lengt are bit cell time at given	hannel sees the break sequence, th is "M", without parity; numbers	M + 0.5 < T < M + 1.5	Receive all "0" data without error. (This is the condition which normally receives "0".)
duration of the space co	ondition; then :	M + 1.5 < T < M + 2.0	Receive all "0" data with framing error.
T < 0.5	Receive nothing		-
0.5 < T < 1.5	Receive all "1" data without error	M + 2.0 < T < M + 3.0	Receive all "0" data with framing error, followed by all "1" data without error.
1.5 < T < 2.5	Receive all "1" data, except D0		
	location receives "0" without error.	M + 3.0 < T < M + 4.0	Receive all "0" data with framing error, followed by all "1" data, except D0
2.5 < T < 3.5	Receive all "1" data, except D1, D0 locations receive "0" without error.		location receives "0" without error.

# Z180'S BEHAVIOR RELATIVE TO THE BREAK SEQUENCE (Continued)

M + 4.0 < T < M + 5.0	Receive all "0" data with framing error, followed by all "1" data, except D1, D0 locations receive "0" without error.	M + 9.0 < T < M + 9.5 Receive all "0" data with framing error, followed by all "0" data with framing error.				
M + 8.0 < T < M + 9.0	Receive all "0" data with framing error, followed by all "0" data without error.	In other words, Z180 UART red framing error, but may receive character without error. The all error will be continuously red condition exists.	ceives the all 0 data with the trailing end of the 0 character with framing eived as long as break			

# IMPLEMENTATION

To send break sequence requires external hardware. One approach, as shown in the following (Figure 1), is to have one gate on the TxD pin and mask off the status when the break sequence is needed. The I/O port to mask TxD could be one of the modem control signals on-chip PIO or PIA. Since the TxD pin is forced to 0 while the control signal is active, writing a dummy character and using Tx interrupt is one possible way to time the duration.

Knowing the Z180's behavior also makes it possible to detect break sequence as follows. On the reception of the all 0 character with framing error, disable receiver and discard the character, and re-enable the receiver on the rising edge of the receive data line (the end of break

sequence). For this purpose, the Z80 CTC can be used to detect the edge. On the Z181, the on-chip Z80 CTC can be used.

Z180's interrupts from the on-chip UART are handled through vectored interrupt, regardless of the interrupt mode programmed through instruction (IM0/1/2). You can enable the interrupt for transmitter and receiver separately, but the vector for both will be the same. So, the interrupt routine has to handle both interrupts, from the receiver and the transmitter. Upon interrupt, the interrupt handing routine has to poll the status register (stat0), judge the cause and initiate a correction.



Figure 1. Break Sequence Generation

#### **PROGRAMMING EXAMPLE**

The following program example was written for the Z181<sup>™</sup> using Zilog's Z181 evaluation board (P/N: Z8018100ZCO), and verified to work up to 38400 Kbps. As discussed above, this program is interrupt-driven, and uses on-chip CTC channel 0 and 1 for edge detection. One channel is used for rising edge detection, and the other channel is used to detect the falling edge of the data. On the interrupt from ASCI0, this program reads the stat0 and checks for errors. If there was a framing error, then read out the character and check if it is zero. If that character was 00, then disable the receiver and enable CTC0/CTC1 for edge detection. When it detects edge, re-enable the receiver. Enabling interrupts for both edges accounts for cases when the rising edge of the data comes before enabling

CTC (for rising edge detection). In these cases, the falling edge which needs to be detected is the falling edge of the start bit of the next character.

This program has one shortcoming. If the pulse width is too short to recognize the following character (as all "1" data), the rising edge of the data may appear before the CTC is enabled for rising edge detection, depending on the processing speed/overhead, In this case, enabling the receiver after the start bit will throw off the sampling point of the data slightly. The extent of the deviation will vary depending on the interrupt response time for the CTC interrupt.

;init il

#### CONCLUSION

As discussed, the Z180's UARTs do not have an automatic break detection circuit; however, it is possible to handle the break sequence using edge detection, and with additional hardware one can also generate break.

			9		(),		
				im	2	;set int mode 2	
.******	********	******	*				
;* ;* Bre	ak detec	tion for Z181	*	ld out0	a,low ctcvect (ctc0),a	;init CTC int vect	
;* / ;* E ;*	April 5, 1 By Jim No	991 obugaki	* * *	ld Id	hl,bkend (ctcvect),hl		
; This is	s a break	< detection prog	ram for ASCI0.	ld hl,bkend ld (ctcvect+2),hl			
; ; The er ;(Z8018	nvironme B100ZCC	ent assumed is th D), and	e Z181 application board	ld Id	hl,asci0int ;set asci0 int vect (vecttab+0eh),hl		
; It is an	n interruj	pt-driven progra	z. m using CTC0 for rising	ld out0	a,01000001b (scr),a	;configure pia1 as ctc i/o	
, euge ; .z800	delect, v		suge delect	ld out0	a,00010001b (cntlb0),a	;set 38400 bps ;change this for desired ;speed	
*include 181macro.lib ;Re ;na			;Read in Z180 register ;names and :macro for Z180 new	ld out0	a,00001000b (stat0),a	;enable only rx int	
			;instructions	xor Id	a (bip),a	;clear stat flag	
	org	08400h ;	top of RAM physical ;address	ld out0	a,01010000b (cntla0),a	;select cnta0 ;only Rx enable!	
bkdet:	ld	sp,stack	;set up the stack pointer	ei	· ·	-	
	ld	a,high vecttab	;init i reg	-			

ld

ld

out0

i,a

a.00h

(il).a

# AN006201-0201

CONCLUSION	(Continued)
------------	-------------

wait_he	ere:	jr	wait_he	ere	;wait	here		out0	(ctc0),	а	
int con	vice rout	ino for a	soiO					ld	a,1100	0101b	;start ctc1 for \edge
; asci0int:		push	af	;save re	egs to be u	ised		out0 Id out0	(ctc1), a,01h (ctc1),	a	;tc=1
	push	bc						ld	a,0ffh		
in0 Id		a,(stat0) b,a		;read stat ;save stat info into b				la	(pip),a		;set break in process flag.
	and	OfOh		;mask info				out0	(stat0)	,a	, shut on rec int:
	jp	z,asci0int1 070h		;no rec	related int			jp	asci0ir	nt1	;branch to tx int check
	and ir			;any errors?		asci0in <sup>-</sup>	t2:	,,,,,,,,,			
	,,,,,,,,	, tor por		Vel elses lesse				;proces ;,,,,,;;	ss for pa	arity error	/overrun error here
	;;;;;;;;; in0	a,(rdr0)	mairec	;read ch	nar			ld out0	a,0100 (cntla0	00000b )),a	;error reset
	jp	asci0int	t1	;jump to	tx check		asci0in	t1: jr	bit z,asci0	1,b )int4	
rec_err	: in0 bit jr	a,(rdr0) 4,b z,asci0int2		;read char ;see if it is FE? ;if not, OVRN or PE			;;;;;;;;; ;If there's something to send, place routine here ;For this case, don't destroy b register! ;;;;;;;;				
	cp jr	a,00h z,asci0i	int3	;see if it	's 00h+FE		asci0in	t4: jr	bit z,asci0	2,b )exit	;/dcd int ?
	;,,,,,,,;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	's some	thing to c	do with /dcd, place routine
	ld out0	a,01000 (cntla0)	0000b .a	;error re	eset		asci0e>	kit:pop pop ei	bc af	;restore	eregs
asci0int	jp asci0i t3: Id	asci0int Id	ciOint1	;jump to tx check a,00010000b			ret				
	out0	(cntla0)	,a	;alsable HX, ;with error reset		;this routine called when detecting edges of rxd, ;which is the end of break (hopefully ^_^!).					
	ld	a,11010	0101b	;start ct	art ctc0 for /edge ;if fallin				ng edge (int from ctc1), missed rising edge for of break and that's start of start bit of next cha		
	out0 Id	(ctc0),a a,01h	l	;tc=1							

bkend:	push	af ;save	regs	;Interru	upt vecto	or table		
	ld	a,01001011b	;s/w reset, stop ctc0/1	;	org	bkdet+200h		
out0 out0		(ctc1),a		vecttab:ds		20h	;reserve space for z180 vector	
	ld out0	a,01010000b (cptla0) a	;select cnta0 ;enable Rx again! ;enable rx int again	ctcvec	t:ds	8h	;int vector table for ctc	
ld ou	0010			bip:	ds	1	;break in progress flag	
	id out0	a,00001000b (stat0),a		dumm stack:	y:ds	Offh	;space for stack	
	xor Id	a (bip),a	;clear stat flag			end		
	рор	af	;restore regs					
	ei reti							

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com