# zilog 

Embedded In Life An■IXYS Company

## S3 Family 8-Bit Microcontrollers

## S3F8S5A MCU

## Product Specification

PS032308-0516

PRELIMINARY


## LIFE SUPPORT POLICY

## ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

## As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

## Document Disclaimer

©2016 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

S3 and Z8 are trademarks or registered trademarks ofZilog, Inc. All other product or service names are the property of their respective owners.
nodxys compiny
iii

## Revision History

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the following table.

| Date | Revision Level | Description | Page |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { May } \\ & 2016 \end{aligned}$ | 08 | Corrected external interrupts used to release Stop Mode and Port 1 Interrupt Enable Register bit descriptions. | 201, 210 |
| $\begin{aligned} & \hline \text { Mar } \\ & 2015 \end{aligned}$ | 07 | Corrected register settings in Port 0 Control Register and Port 1 Control Register - High Byte; modified Figures 48, 49, and 51 to display Hex numbers; corrected typos on pages 30, 91, and 123. | $\begin{aligned} & \begin{array}{l} 205, \\ \frac{127}{127}, \underline{128}, \\ \underline{149} \end{array}, \end{aligned}$ |
| $\begin{aligned} & \hline \text { Mar } \\ & 2015 \end{aligned}$ | 06 | Removed references to 32 KB Flash as it is not currently suppoorted. | $\underline{2}, \underline{5}$ |
| $\begin{aligned} & \hline \text { Jan } \\ & 2015 \end{aligned}$ | 05 | Updated the Third Parties for Development Tools section; established chapter/section numbering for usability. | $\underline{372}$ |
| $\begin{aligned} & \text { Nov } \\ & 2014 \end{aligned}$ | 04 | Corrected pin count error in Packages bullet, Features section. | $\underline{4}$ |
| $\begin{aligned} & \hline \text { Mar } \\ & 2014 \end{aligned}$ | 03 | Updated Ordering Information table. | $\underline{373}$ |
| $\begin{aligned} & \hline \text { Feb } \\ & 2014 \end{aligned}$ | 02 | Amended incorrect part numbers in Ordering Information table with respect to packaging containers for SDIP parts. | $\underline{373}$ |
| $\begin{aligned} & \hline \text { Dec } \\ & 2013 \end{aligned}$ | 01 | Original Zilog issue. | All |

## Table of Contents

Revision History ..... iii
Table of Contents ..... iv
List of Figures ..... xiii
List of Tables ..... xviii
Chapter 1. Overview ..... 1
1.1. S3F8S5A Microcontroller ..... 1
1.2. Features ..... 2
1.3. Block Diagram ..... 5
1.4. Pin Assignments ..... 6
1.5. Pin Circuits ..... 11
Chapter 2. Address Space ..... 19
2.1. Program Memory ..... 19
2.1.1. Smart Option ..... 20
2.2. Register Architecture ..... 22
2.2.1. Register Page Pointer ..... 25
2.2.2. Register Set1 ..... 26
2.2.3. Register Set2 ..... 27
2.2.4. Prime Register Space ..... 27
2.3. Working Registers ..... 28
2.3.1. Using the Register Pointers ..... 29
2.4. Register Pointer Registers ..... 32
2.5. Register Addressing ..... 33
2.6. Common Working Register Area ..... 34
2.6.1. 4-Bit Working Register Addressing ..... 36
2.6.2. 8-Bit Working Register Addressing ..... 38
2.7. System and User Stack ..... 39
2.7.1. Stack Operations ..... 39
2.7.2. User-Defined Stacks ..... 40
2.7.3. Stack Pointers ..... 40
Chapter 3. Addressing Modes ..... 43
3.1. Register Addressing Mode ..... 43
3.2. Indirect Register Addressing Mode ..... 45
3.3. Indexed Addressing Mode ..... 48

## S3F8S5A MCU Product Specification

3.4. Direct Address Mode ..... 51
3.5. Indirect Address Mode ..... 53
3.6. Relative Address Mode ..... 54
3.7. Immediate Mode ..... 55
Chapter 4. Control Registers ..... 56
Chapter 5. Interrupt Structure ..... 60
5.1. Levels ..... 60
5.2. Vectors ..... 60
5.3. Sources ..... 60
5.4. Interrupt Types ..... 61
5.5. S3F8S5A Interrupt Structure ..... 62
5.6. Interrupt Vector Addresses ..... 63
5.7. Enable/Disable Interrupt Instructions ..... 65
5.8. System-Level Interrupt Control Registers ..... 65
5.9. Interrupt Processing Control Points ..... 66
5.10. Peripheral Interrupt Control Registers ..... 68
5.11. System Mode Register ..... 69
5.12. Interrupt Mask Register ..... 70
5.13. Interrupt Priority Register ..... 72
5.14. Interrupt Request Register ..... 74
5.15. Interrupt Pending Function Types ..... 75
5.15.1. Pending Bits Cleared Automatically by Hardware ..... 75
5.15.2. Pending Bits Cleared by the Service Routine ..... 76
5.16. Interrupt Source Polling Sequence ..... 77
5.16.1. Interrupt Service Routines ..... 77
5.16.2. Generating Interrupt Vector Addresses ..... 78
5.16.3. Nesting of Vectored Interrupts ..... 79
5.16.4. Instruction Pointer ..... 79
5.16.5. Fast Interrupt Processing ..... 80
5.16.6. Procedure for Initiating Fast Interrupts ..... 80
5.16.7. Fast Interrupt Service Routine ..... 81
5.16.8. Relationship to Interrupt Pending Bit Types ..... 81
5.17. Programming Guidelines ..... 81
Chapter 6. Instruction Set ..... 82
6.1. Data Types ..... 82
6.2. Register Addressing ..... 82
6.3. Addressing Modes ..... 82
6.4. Instruction Summary ..... 83
6.5. Flags Register ..... 85
6.6. Instruction Set Notation ..... 88
Chapter 7. Op Code Maps ..... 91
7.1. Condition Codes ..... 93
7.2. Instruction Descriptions ..... 94
Add with Carry ..... 95
Add ..... 97
Logical AND ..... 98
Bit AND ..... 99
Bit Compare ..... 100
Bit Complement ..... 101
Bit Reset ..... 102
Bit Set ..... 103
Bit OR ..... 104
Bit Test, Jump Relative on False ..... 106
Bit Test, Jump Relative on True ..... 107
Bit XOR ..... 108
Call Procedure ..... 109
Complement Carry Flag ..... 111
Clear ..... 112
Complement ..... 113
Compare ..... 114
Compare, Increment, and Jump on Equal ..... 116
Compare, Increment, and Jump on NonEqual ..... 117
Decimal Adjust ..... 118
Decrement ..... 120
Decrement Word ..... 121
Disable Interrupts ..... 122
Divide (Unsigned) ..... 123
Decrement and Jump if NonZero ..... 125
Enable Interrupts ..... 126
Enter ..... 127
Exit ..... 128
Idle Operation ..... 129
Increment ..... 130
Increment Word ..... 131
Interrupt Return ..... 133
Jump ..... 135
Jump Relative ..... 136
Load ..... 137
Load Bit ..... 139
Load Memory ..... 140
Load Memory and Decrement ..... 143
Load Memory and Increment ..... 144
Load Memory with PreDecrement ..... 145
Load Memory with PreIncrement ..... 146
Load Word ..... 147
Multiply (Unsigned) ..... 148
Next ..... 149
No Operation ..... 150
Logical OR ..... 151
Pop from Stack ..... 153
Pop User Stack (Decrementing) ..... 154
Pop User Stack (Incrementing) ..... 155
Push to Stack ..... 156
Push User Stack (Decrementing) ..... 157
Push User Stack (Incrementing) ..... 158
Reset Carry Flag ..... 159
Return ..... 160
Rotate Left ..... 161
Rotate Left through Carry ..... 162
Rotate Right ..... 164
Rotate Right through Carry ..... 166
Select Bank0 ..... 168
Select Bank1 ..... 169
Subtract with Carry ..... 170
Set Carry Flag ..... 172
Shift Right Arithmetic ..... 173
Set Register Pointer ..... 175
Stop Operation ..... 176
Subtract ..... 177

## S3F8S5A MCU Product Specification

viii
Swap Nibbles ..... 179
Test Complement under Mask ..... 180
Test Under Mask ..... 182
Wait for Interrupt ..... 184
Logical Exclusive OR ..... 185
Chapter 8. Clock Circuit ..... 186
8.1. System Clock Circuit ..... 187
8.2. CPU Clock Notation ..... 187
8.3. Clock Status During Power-Down Modes ..... 188
8.4. System Clock Control Register ..... 190
8.5. Oscillator Control Register ..... 190
8.6. Stop Control Register ..... 192
8.7. Switching the CPU Clock ..... 192
Chapter 9. Reset and Power-Down ..... 194
9.1. System Reset ..... 194
9.1.1. Normal Mode Reset Operation ..... 194
9.1.2. Hardware Reset Values ..... 195
9.2. Reset Source Indicating Register ..... 200
9.3. Power-Down Modes ..... 201
9.3.1. Stop Mode ..... 201
9.3.2. Idle Mode ..... 202
Chapter 10. I/O Ports ..... 203
10.1. Port Data Registers ..... 203
10.1.1. Port 0 ..... 204
10.1.2. Port 1 ..... 207
10.1.3. Port 2 ..... 213
10.1.4. Port 3 ..... 218
10.1.5. Port 4 ..... 224
Chapter 11. Basic Timer ..... 229
11.0.1. Basic Timer Control Register ..... 229
Chapter 12. 8-Bit Timer A/B ..... 232
12.1. 8-Bit Timer A ..... 232
12.2. Timer A Control Register ..... 233
12.3. Timer A Function Description ..... 235
12.3.1. Timer A Interrupts ..... 235
12.3.2. Timer A Interval Timer Mode ..... 235
12.3.3. Timer A Pulse Width Modulation Mode ..... 236

## S3F8S5A MCU Product Specification

12.3.4. Timer A Capture Mode ..... 237
12.4. 8-Bit Timer B ..... 238
12.4.1. Timer B Pulse Width Calculations ..... 241
Chapter 13. 8-Bit Timer C ..... 246
13.1. Timer C Control Register ..... 247
Chapter 14. 16-Bit Timer D0/D1 ..... 249
14.1. Timer D0 Control Register ..... 250
14.2. Timer D0 Function Description ..... 252
14.2.1. Timer D0 Interrupts ..... 252
14.2.2. Timer D0 Interval Timer Mode ..... 252
14.2.3. Timer D0 Pulse Width Modulation Mode ..... 253
14.2.4. Timer D0 Capture Mode ..... 254
Chapter 15. 16-Bit Timer D1 ..... 256
15.1. Timer D1 Control Register ..... 257
15.2. Timer D1 Function Description ..... 259
15.2.1. Timer D1 Interrupts ..... 259
15.2.2. Timer D1 Interval Timer Mode ..... 259
15.2.3. Timer D1 Pulse Width Modulation Mode ..... 260
15.2.4. Timer D1 Capture Mode ..... 261
Chapter 16. Watch Timer ..... 263
16.1. Watch Timer Control Register ..... 264
Chapter 17. LCD Controller/Driver ..... 266
17.1. LCD RAM Address Area ..... 268
17.2. LCD Control Register ..... 269
17.3. Internal Resistor Bias ..... 271
17.4. Common Signals ..... 272
17.5. Segment Signals ..... 272
Chapter 18. 10-Bit Analog-to-Digital Converter ..... 279
18.1. Function Description ..... 279
18.1.1. Conversion Timing ..... 280
18.1.2. A/D Converter Control Register ..... 280
18.2. A/D Converter Data Registers ..... 282
18.2.1. Internal Reference Voltage Levels ..... 282
Chapter 19. Serial I/O Interface ..... 285
19.1. Programming Procedure ..... 285
19.2. SIO Control Register ..... 285

## S3F8S5A MCU Product Specification

19.3. SIO Prescaler Register ..... 287
19.4. SIO Serial Timing ..... 288
Chapter 20. UART0 ..... 290
20.1. Programming Procedure ..... 290
20.2. UART0 High-Byte Control Register ..... 291
20.3. UART0 Low-Byte Control Register ..... 292
20.4. UART0 Interrupt Pending bits ..... 294
20.5. UART0 Data Register ..... 295
20.6. UART0 Baud Rate Data Register ..... 295
20.7. UART0 Baud Rate Calculations ..... 296
20.7.1. Mode 0 Baud Rate Calculation ..... 296
20.7.2. Mode 2 Baud Rate Calculation ..... 296
20.7.3. Modes 1 and 3 Baud Rate Calculation ..... 296
20.8. UART0 Mode 0 Function Description ..... 298
20.8.1. Mode 0 Transmit Procedure ..... 299
20.8.2. Mode 0 Receive Procedure ..... 299
20.9. Serial Port Mode 1 Function Description ..... 300
20.9.1. Mode 1 Transmit Procedure ..... 300
20.9.2. Mode 1 Receive Procedure ..... 301
20.10. Serial Port Mode 2 Function Description ..... 302
20.10.1. Mode 2 Transmit Procedure ..... 302
20.10.2. Mode 2 Receive Procedure ..... 302
20.11. Serial Port Mode 3 Function Description ..... 303
20.11.1. Mode 3 Transmit Procedure ..... 303
20.11.2. Mode 3 Receive Procedure ..... 304
20.12. Serial Communication for Multiprocessor Configurations ..... 305
20.12.1. Sample Protocol for Master/Slave Interaction ..... 305
20.12.2. Setup Procedure for Multiprocessor Communications ..... 305
Chapter 21. UART1 ..... 307
21.1. Programming Procedure ..... 307
21.2. UART1 High-Byte Control Register ..... 308
21.3. UART1 Low-Byte Control Register ..... 309
21.4. UART1 Interrupt Pending Bits ..... 310
21.5. UART1 Data Register ..... 311
21.6. UART1 Baud Rate Data Register ..... 311
21.7. UART1 Baud Rate Calculations ..... 312
21.7.1. Mode 0 Baud Rate Calculation ..... 312

## S3F8S5A MCU Product Specification

21.7.2. Mode 2 Baud Rate Calculation ..... 312
21.7.3. Modes 1 and 3 Baud Rate Calculation ..... 312
21.8. UART1 Mode 0 Function Description ..... 315
21.8.1. Mode 0 Transmit Procedure ..... 315
21.8.2. Mode 0 Receive Procedure ..... 315
21.9. Serial Port Mode 1 Function Description ..... 316
21.9.1. Mode 1 Transmit Procedure ..... 317
21.9.2. Mode 1 Receive Procedure ..... 317
21.10. Serial Port Mode 2 Function Description ..... 318
21.10.1. Mode 2 Transmit Procedure ..... 318
21.10.2. Mode 2 Receive Procedure ..... 319
21.11. Serial Port Mode 3 Function Description ..... 320
21.11.1. Mode 3 Transmit Procedure ..... 320
21.11.2. Mode 3 Receive Procedure ..... 320
21.12. Serial Communication for Multiprocessor Configurations ..... 321
21.12.1. Sample Protocol for Master/Slave Interaction ..... 322
21.12.2. Setup Procedure for Multiprocessor Communications ..... 322
Chapter 22. Pattern Generation Module ..... 324
Chapter 23. 10-Bit Pulse Width Modulation ..... 327
23.1. PWM Counter ..... 327
23.2. PWM Data and Extension Registers ..... 327
23.3. PWM Clock Rate ..... 328
23.4. PWM Function Description ..... 328
23.5. PWM Control Register ..... 330
Chapter 24. Embedded Flash Memory Interface ..... 334
24.1. User Program Mode ..... 334
24.2. Flash Memory Control Registers ..... 334
24.2.1. Flash Memory Control Register ..... 335
24.2.2. Flash Memory User Programming Enable Register ..... 336
24.2.3. Flash Memory Sector Address Registers ..... 336
24.3. ISP ${ }^{\text {TM }}$ Onboard Programming Sector ..... 338
24.4. ISP Reset Vector and ISP Sector Size ..... 340
24.5. Sector Erase Operations ..... 340
24.5.1. The Sector Erase Procedure in User Program Mode ..... 341
24.6. Program Operations ..... 343
24.7. Read Operations ..... 344
24.7.1. Hard Lock Protection ..... 345
Chapter 25. Electrical Characteristics ..... 347
Chapter 26. Mechanical Data ..... 361
Chapter 27. S3F8S5A Flash MCU ..... 363
27.1. Test Pin Voltage ..... 365
27.2. Onboard Writing ..... 365
27.2.1. Circuit Design Guide ..... 365
Chapter 28. Development Tools ..... 367
28.1. Development System Configuration ..... 367
28.2. Target Board ..... 368
28.2.1. SMDS2+ Selection ..... 368
28.2.2. Target Board LEDs ..... 370
28.3. Third Parties for Development Tools ..... 372
Chapter 29. Ordering Information ..... 373
29.1. Part Number Suffix Designations ..... 373
Customer Support ..... 374

## List of Figures

Figure 1. S3F8S5A MCU Block Diagram ..... 5
Figure 2. Pin Assignments, 44-QFP Package ..... 6
Figure 3. Pin Assignments, 42-Pin SDIP Package ..... 7
Figure 4. Pin Circuit Type A ..... 11
Figure 5. Pin Circuit Type B ..... 12
Figure 6. Pin Circuit Type C ..... 12
Figure 7. Pin Circuit Type D-2 ..... 13
Figure 8. Pin Circuit Type D-3 ..... 13
Figure 9. Pin Circuit Type F-1 ..... 14
Figure 10. Pin Circuit Type F-2 ..... 15
Figure 11. Pin Circuit Type H-1 ..... 16
Figure 12. Pin Circuit Type H-2 ..... 17
Figure 13. Pin Circuit Type H-4 ..... 18
Figure 14. Program Memory Address Space ..... 20
Figure 15. Smart Option ..... 21
Figure 16. Internal Register File Organization ..... 24
Figure 17. Set1, Set2, and Prime Area Register, and LCD Data Register Map ..... 28
Figure 18. 8-Byte Working Register Areas ..... 29
Figure 19. Contiguous 16-Byte Working Register Block ..... 30
Figure 20. Noncontiguous 16-Byte Working Register Block ..... 30
Figure 21. 16-Bit Register Pair ..... 33
Figure 22. Register File Addressing ..... 34
Figure 23. Common Working Register Area ..... 35
Figure 24. 4-Bit Working Register Addressing ..... 37
Figure 25. 4-Bit Working Register Addressing Example ..... 37
Figure 26. 8-Bit Working Register Addressing ..... 38
Figure 27. 8-Bit Working Register Addressing Example ..... 39
Figure 28. Stack Operations ..... 40
Figure 29. Register Addressing ..... 44
Figure 30. Working Register Addressing ..... 44
Figure 31. Indirect Register Addressing to Register File ..... 45
Figure 32. Indirect Register Addressing to Program Memory ..... 46
Figure 33. Indirect Working Register Addressing to Register File ..... 47

# S3F8S5A MCU <br> Product Specification 

Figure 34. Indirect Working Register Addressing to Program or Data Memory48Figure 35. Indexed Addressing to Register File ..... 49
Figure 36. Indexed Addressing to Program or Data Memory with Short Offset ..... 50
Figure 37. Indexed Addressing to Program or Data Memory ..... 51
Figure 38. Direct Addressing for Load Instructions ..... 52
Figure 39. Direct Addressing for Call and Jump Instructions ..... 53
Figure 40. Indirect Addressing ..... 54
Figure 41. Relative Addressing ..... 55
Figure 42. Immediate Addressing ..... 55
Figure 43. S3F8 Series Interrupt Types ..... 61
Figure 44. S3F8S5A Interrupt Structure ..... 62
Figure 45. ROM Vector Address Area ..... 63
Figure 46. Interrupt Function Diagram ..... 67
Figure 47. Interrupt Request Priority Groups ..... 72
Figure 48. How to Use an ENTER Statement ..... 127
Figure 49. How to Use an EXIT Statement ..... 128
Figure 50. Instruction Pointer ..... 134
Figure 51. How to Use the NEXT Instruction ..... 149
Figure 52. Rotate Left ..... 161
Figure 53. Rotate Left through Carry ..... 162
Figure 54. Rotate Right ..... 164
Figure 55. Rotate Right through Carry ..... 166
Figure 56. Shift Right ..... 173
Figure 57. Swap Nibbles ..... 179
Figure 58. Sample Program Structure ..... 184
Figure 59. Crystal/Ceramic Oscillator (fX) ..... 186
Figure 60. External Oscillator (fx) ..... 186
Figure 61. RC Oscillator (fx) ..... 186
Figure 62. Crystal Oscillator (fxt) ..... 187
Figure 63. External Oscillator (fxt) ..... 187
Figure 64. System Clock Circuit Diagram ..... 189
Figure 65. S3F8S5A I/O Port Data Register Format ..... 204
Figure 66. Basic Timer Block Diagram ..... 229
Figure 67. Timer A Functional Block Diagram ..... 233
Figure 68. Simplified Timer A Function Diagram: Interval Timer Mode ..... 236
Figure 69. Simplified Timer A Function Diagram: PWM Mode ..... 237
Figure 70. Simplified Timer A Function Diagram: Capture Mode ..... 238
Figure 71. Timer B Functional Block Diagram ..... 239
Figure 72. Timer B Waveform, Example \#1 of 3 ..... 241
Figure 73. Timer B Output Flip-Flop Waveforms in Repeat Mode ..... 243
Figure 74. Timer B Waveform, Example \#2 of 3 ..... 244
Figure 75. Timer B Waveform, Example \#3 of 3 ..... 245
Figure 76. Timer C Functional Block Diagram ..... 246
Figure 77. Timer D0 Functional Block Diagram ..... 250
Figure 78. Simplified Timer D0 Function Diagram: Interval Timer Mode ..... 253
Figure 79. Simplified Timer D0 Function Diagram: PWM Mode ..... 254
Figure 80. Simplified Timer D0 Function Diagram: Capture Mode ..... 255
Figure 81. Timer D1 Functional Block Diagram ..... 257
Figure 82. Simplified Timer D1 Function Diagram: Interval Timer Mode ..... 260
Figure 83. Simplified Timer D1 Function Diagram: PWM Mode ..... 261
Figure 84. Simplified Timer D1 Function Diagram: Capture Mode ..... 262
Figure 85. Watch Timer Circuit Block Diagram ..... 264
Figure 86. LCD Function Diagram ..... 267
Figure 87. LCD Circuit ..... 268
Figure 88. Internal Resistor Bias Pin Connections ..... 271
Figure 89. Select/No-Select Signal in $1 / 2$ Duty, $1 / 2$ Bias Display Mode ..... 272
Figure 90. Select/No-Select Signal in 1/3 Duty, $1 / 3$ Bias Display Mode ..... 273
Figure 91. LCD Signal Waveforms: 1/2 Duty, 1/2 Bias ..... 274
Figure 92. LCD Signal Waveforms: 1/3 Duty, 1/3 Bias ..... 275
Figure 93. LCD Signal Waveforms: 1/4 Duty, 1/3 Bias ..... 276
Figure 94. LCD Signal Waveforms: 1/8 Duty, $1 / 4$ Bias, $\# 1$ of 2 ..... 277
Figure 95. LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, \#2 of 2 ..... 278
Figure 96. A/D Converter Functional Block Diagram ..... 283
Figure 97. Recommended A/D Converter Circuit for Highest Absolute Accuracy ..... 284
Figure 98. SIO Functional Block Diagram ..... 288
Figure 99. Serial I/O Timing in Transmit/Receive Mode ( $\mathrm{T}_{\mathrm{X}}$ at Falling Edge; SIOCON. $4=0$ ) ..... 289
Figure 100. Serial I/O Timing in Transmit/Receive Mode ( $\mathrm{T}_{\mathrm{X}}$ at at Rising Edge; SIOCON. $4=1$ ) ..... 289
Figure 101. UART0 Functional Block Diagram ..... 298
Figure 102. UART0 Serial Port Mode 0 Timing ..... 300
Figure 103. UART0 Serial Port Mode 1 Timing ..... 301

## S3F8S5A MCU Product Specification

Figure 104. UART0 Serial Port Mode 2 Timing ..... 303
Figure 105. UART0 Serial Port Mode 3 Timing ..... 304
Figure 106. UART0 Multiprocessor Serial Data Communications Example ..... 306
Figure 107. UART1 Functional Block Diagram ..... 314
Figure 108. UART1 Serial Port Mode 0 Timing ..... 316
Figure 109. UART1 Serial Port Mode 1Timing ..... 318
Figure 110. UART1 Serial Port Mode 2 Timing ..... 319
Figure 111. UART1 Serial Port Mode 3 Timing ..... 321
Figure 112. UART1 Multiprocessor Serial Data Communications Example ..... 323
Figure 113. Pattern Generation Flow ..... 324
Figure 114. Pattern Generation Circuit Diagram ..... 325
Figure 115. 10-Bit PWM Basic Waveform ..... 329
Figure 116. 10-Bit Extended PWM Waveform ..... 329
Figure 117. PWM Functional Block Diagram ..... 332
Figure 118. Flash Memory Sector Addressing ..... 337
Figure 119. Program Memory Address Space ..... 339
Figure 120. Sector Configurations in User Program Mode ..... 341
Figure 121. Input Timing for External Interrupts ..... 351
Figure 122. Input Timing for nRESET ..... 351
Figure 123. Stop Mode Release Timing Initiated by nRESET ..... 352
Figure 124. Stop Mode Release Timing Initiated by Interrupts ..... 352
Figure 125. Low Voltage Reset Timing ..... 354
Figure 126. Serial Data Transfer Timing ..... 355
Figure 127. Waveform for UART Timing Characteristics ..... 356
Figure 128. Timing Waveform for the UART Module ..... 356
Figure 129. Clock Timing Measurement at $\mathrm{X}_{\mathrm{IN}}$ ..... 358
Figure 130. Clock Timing Measurement at $\mathrm{XT}_{\text {IN }}$ ..... 359
Figure 131. Operating Voltage Range ..... 359
Figure 132. Package Dimensions, 44-Pin QFP Package ..... 361
Figure 133. Package Dimensions, 42-pin SDIP Package ..... 362
Figure 134. S3F8S5A Pin Assignments, 44-QFP Package ..... 363
Figure 135. S3F8S5A Pin Assignments, 42-SDIP Package ..... 364
Figure 136. RC Delay Circuit ..... 365
Figure 137. PCB Design Guide for on Board Programming ..... 366
Figure 138. Development System Configuration ..... 367
Figure 139. DIP Switch for the Smart Option ..... 370

Figure 140. TB8S5A 48-Pin Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
Figure 141. S3F8S5A Probe Adapter for the 44-Pin Package . . . . . . . . . . . . . . . . . . 372
xviii

## List of Tables

Table 1. Pin Descriptions, 44-Pin Device ..... 7
Table 2. S3F8S5A Register Types ..... 23
Table 3. Register Page Pointer ..... 25
Table 4. Register Pointer 0 ..... 32
Table 5. Register Pointer 1 ..... 32
Table 6. Stack Pointer High Byte Register ..... 41
Table 7. Stack Pointer Low Byte Register ..... 41
Table 8. Set1 Registers ..... 56
Table 9. Page 4 Registers ..... 56
Table 10. Set1, Bank0 Registers ..... 57
Table 11. Set1, Bank1 Registers ..... 58
Table 12. S3F8S5A Interrupt Vectors ..... 64
Table 13. Interrupt Control Register Overview ..... 65
Table 14. Vectored Interrupt Source Control and Data Registers ..... 68
Table 15. System Mode Register ..... 70
Table 16. Interrupt Mask Register ..... 71
Table 17. Interrupt Priority Register ..... 73
Table 18. Interrupt Request Register ..... 74
Table 19. Interrupt Pending Register ..... 76
Table 20. Instruction Pointer High Byte Register ..... 79
Table 21. Instruction Pointer Low Byte Register ..... 80
Table 22. Instruction Group Summary ..... 83
Table 23. Flags Register ..... 86
Table 24. Flag Descriptions ..... 87
Table 25. Flag Notation Conventions ..... 88
Table 26. Instruction Set Symbols ..... 88
Table 27. Instruction Notation Conventions ..... 89
Table 28. Op Code Quick Reference (0-7) ..... 91
Table 29. Op Code Quick Reference (8-F) ..... 92
Table 30. Condition Codes 1 ..... 93
Table 31. DA Instruction ..... 118
Table 32. System Clock Control Register ..... 190
Table 33. Oscillator Control Register ..... 191

## S3F8S5A MCU Product Specification

Table 34. Stop Control Register ..... 192
Table 35. Set1 Register Values After RESET ..... 195
Table 36. Set1, Bank0 Register Values After Reset ..... 196
Table 37. Set1, Bank1 Register and Values After RESET ..... 197
Table 38. Page 4 Register Values After RESET ..... 199
Table 39. Reset Source Indicating Register ..... 200
Table 40. State of RESETID ..... 200
Table 41. S3F8S5A Port Configuration Overview ..... 203
Table 42. Port Data Register Summary ..... 204
Table 43. Port 0 Control High Byte Register ..... 205
Table 44. Port 0 Pull-Up Resistor Enable Register ..... 206
Table 45. Port 1 Control Register High Byte Register ..... 208
Table 46. Port 1 Control Register Low Byte Register ..... 209
Table 47. Port 1 Interrupt Enable Register ..... 210
Table 48. Port 1 Interrupt Pending Register ..... 211
Table 49. Port 1 Output Pull-Up Resistor Enable Register ..... 212
Table 50. Port 1 n-Channel Open Drain Mode Register ..... 213
Table 51. Port 2 Control Register High Byte Register ..... 214
Table 52. Port 2 Control Register Low Byte Register ..... 215
Table 53. Port 2 Pull-Up Resistor Enable Register ..... 216
Table 54. Port 2 n-Channel Open Drain Mode Register ..... 217
Table 55. Port 3 Control High-Byte Register ..... 219
Table 56. Port 3 Control Mid Byte Register ..... 220
Table 57. Port 3 Control Low Byte Register ..... 221
Table 58. Port3[4:5] Control Register ..... 222
Table 59. Port 3 Output Pull-Up Resistor Enable Register ..... 223
Table 60. Port 4 Control High Byte Register ..... 224
Table 61. Port 4 Control Low Byte Register ..... 225
Table 62. Port 4 Pull-Up Interrupt Enable Register ..... 226
Table 63. Port 4 Interrupt Pending Register ..... 227
Table 64. Port 4 Output Pull-Up Resistor Enable Register ..... 228
Table 65. Basic Timer Control Register ..... 230
Table 66. Timer A Control Register ..... 234
Table 67. Timer B Control Register ..... 240
Table 68. Timer B Clock Selection Register ..... 241
Table 69. Timer C Control Register ..... 248

## S3F8S5A MCU Product Specification

Table 70. Timer D0 Control Register ..... 251
Table 71. Timer D1 Control Register ..... 258
Table 72. Watch Timer Control Register ..... 265
Table 73. LCD Control Register ..... 266
Table 74. LCD Display Data RAM Organization ..... 269
Table 75. LCD Control Register ..... 270
Table 76. A/D Converter Control Register ..... 281
Table 77. A/D Converter Data High Byte Register ..... 282
Table 78. A/D Converter Control Register ..... 282
Table 79. SIO Control Register ..... 286
Table 80. SIO Prescaler Register ..... 287
Table 81. UART0 Control High Byte Register ..... 291
Table 82. UART0 Control Low Byte Register ..... 294
Table 83. UART0 Data Register ..... 295
Table 84. UART0 Baud Rate Data Register ..... 295
Table 85. Commonly Used Baud Rates Generated by BRDATA0 ..... 297
Table 86. UART1 Control High Byte Register ..... 308
Table 87. UART1 Control Low Byte Register ..... 310
Table 88. UART1 Data Register ..... 311
Table 89. UART1 Baud Rate Data Register ..... 311
Table 90. Commonly Used Baud Rates Generated by BRDATA1 ..... 313
Table 91. Pattern Generation Module Control Register ..... 324
Table 92. PWM Control and Data Registers ..... 328
Table 93. PWM Output Stretch Values for the Extension Data Register ..... 328
Table 94. PWM Control Register ..... 330
Table 95. Flash Memory Control Register ..... 335
Table 96. Flash Memory User Programming Enable Register ..... 336
Table 97. Flash Memory Sector Address Register High Byte Register ..... 337
Table 98. Flash Memory Sector Address Register Low Byte Register ..... 338
Table 99. Reset Vector Address ..... 340
Table 100. ISP Sector Size ..... 340
Table 101. Absolute Maximum Ratings ..... 348
Table 102. DC Electrical Characteristics ..... 348
Table 103. AC Electrical Characteristics ..... 350
Table 104. Input/Output Capacitance ..... 351
Table 105. Data Retention Supply Voltage in Stop Mode ..... 351
Table 106. A/D Converter Electrical Characteristics ..... 353
Table 107. Low Voltage Reset Electrical Characteristics ..... 353
Table 108. Synchronous SIO Electrical Characteristics ..... 354
Table 109. UART Timing Characteristics in Mode 01 ..... 355
Table 110. Main Oscillator Characteristics ..... 357
Table 111. Suboscillation Characteristics ..... 357
Table 112. Main Oscillation Stabilization Time ..... 358
Table 113. Suboscillation Stabilization Time ..... 358
Table 114. Internal Flash ROM Electrical Characteristics ..... 360
Table 115. Pins Used to Read/Write the Flash ROM ..... 364
Table 116. Circuit Connections ..... 366
Table 117. Power Selection Settings for the TB8S5A Target Board ..... 368
Table 118. SMDS2+ Tool Selection Setting ..... 368
Table 119. Single Header Pins to Select Clock Source/PWM/Operation Mode ..... 369
Table 120. Single Header Pins as Input Path for External Trigger Sources ..... 370
Table 121. Ordering Information for the S3F8S5A MCU ..... 373

## Chapter 1. Overview

Zilog's S3F8 Series of 8-bit single-chip microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and multiple Flash memory sizes. Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupts
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

### 1.1. S3F8S5A Microcontroller

The S3F8S5A MCU features 48 KB or 32 KB of Flash ROM. Using a proven modular design approach, the S3F8S5A MCU was developed by integrating the following peripheral modules with the SAM88 core:

- Five programmable I/O ports, including four 8 -bit ports and one 4-bit port for a total of 36 pins
- Eight bit-programmable pins for external interrupts
- One 8-bit basic timer foroscillation stabilization and watchdog fundions (system reset)
- Three 8 -bit timer/counters and two 16 -bit timer/counters with selectable operating modes
- Watch timer for real time
- LCD controller/driver
- A/D converter with 8 selectable input pins
- Synchronous SIO modules
- Two asynchronous UART modules
- Pattern generation module

The S3F8S5A MCU is currently available in a 44-pin QFP package and a 42-pin SDIP package.

### 1.2. Features

The S3F8S5A MCU offers the following features:

- SAM88 RC CPU core
- Program memory (full Flash ROM):
- 48 Kx 8 bits program memory (S3F8S5AXZZ-QZ8A/S3F8S5AX2A-AQ8A)
- Internal Flash (program) memory
- Sector size: 128 bytes
- 10 years data retention
- Fast programming time: user program and sector erase available
- Endurance: 10,000 erase/program cycles
- External serial programming support
- Expandable On-Board Program (OBP) sector
- Data memory (RAM)
- LCD display data memory
- $\quad 1040 \times 8$ bits data memory
- Instruction set
- 78 instructions
- IDLE and STOP instructions added for power-down modes
- 34 I/O pins
- $\quad 12$ pins shared with other signal pins
- 24 pins shared with LCD signal outputs
- Interrupts
- 8 interrupt levels and 23 interrupt sources
- Fast interrupt processing feature
- 8-bit basic timer
- Watchdog timer function
- 4 types of clock source
- 8-bit Timer/Counter A
- Programmable 8-bit internal timer
- External event counter function
- PWM and capture function
- 8-bit Timer/Counter B
- Programmable 8-bit internal timer
- Carrier frequency generator
- 8-bit Timer/Counter C
- Programmable 8-bit internal timer
- PWM function
- Two 16-bit Timer/Counters (D0/D1)
- Programmable 16-bit internal timer
- External event counter function
- PWM and capture function
- Watch timer
- Interval time: $1.995 \mathrm{~ms}, 0.125 \mathrm{~s}, 0.25 \mathrm{~s}$, and 0.5 s at 32.768 kHz
- $\quad 0.5 / 1 / 2 / 4 \mathrm{kHz}$ selectable buzzer output
- LCD controller/driver
- 18 segments and 8 common terminals
- $1 / 2,1 / 3,1 / 4$, and $1 / 8$ duty selectable
- Resistor bias selectable
- Analog-to-digital converter
- 8 channel analog input
- 10-bit conversion resolution
- $25 \mu \mathrm{~s}$ conversion time
- Two UART channels
- Full-duplex serial I/O interface
- Four programmable operating modes
- Autogenerating parity bit
- 8-bit serial I/O interface
- 8 -bit transmit/receive mode
- 8 -bit receive mode
- LSB-first or MSB-first transmission selectable
- Internal or external clock source
- 10-bit PWM generator
- Single PWM output on P2.1
- Adjustable frequency based on CPU clock
- Pattern generation module
- Triggered by timer match signal and software
- Low Voltage Reset (LVR)
- Criteria voltage: $1.9 \mathrm{~V}, 2.8 \mathrm{~V}$
- Enable/disable by Smart Option (ROM address: 3Fh)
- Two power-down modes
- IDLE: only CPU clock stops
- STOP: selected system clock and CPU clock stop
- Oscillation sources
- Crystal, ceramic, or RC for main clock
- Main clock frequency: $0.4-12.0 \mathrm{MHz}$
- 32.768 kHz crystal oscillation circuit for subclock
- Instruction execution times
- 333 ns at $12.0 \mathrm{MHz} \mathrm{f}_{\mathrm{X}}$ (minimum)
- $\quad 122.1 \mu \mathrm{~s}$ at $32.768 \mathrm{kHz} \mathrm{f}_{\mathrm{XT}}$ (minimum)
- Internal voltage converter for 5 V operations
- Smart Option
- Low Voltage Reset (LVR) level and enable/disable are at your hard-wired option (ROM address 3Fh)
- ISP related option selectable (ROM address 3Eh)
- Operating voltage range
- $\quad 1.8 \mathrm{~V}$ to 5.5 V at $0.4-4.2 \mathrm{MHz}$
- 2.2 V to 5.5 V at $0.4-12.0 \mathrm{MHz}$
- Operating temperature range: $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Packages
- 44-pin QFP
- 42-pin SDIP


### 1.3. Block Diagram

Figure 1 shows a block diagram for the S3F8S5A MCU, which is available in a 44-pin QFP package and a 42-pin SDIP package.


Figure 1. S3F8S5A MCU Block Diagram

6

### 1.4. Pin Assignments

Figure 2 shows the pin assignments for the 44-pin QFP package.


Figure 2. Pin Assignments, 44-QFP Package

Figure 3 illustrates the pin assignments for the 42-pin SDIP package.


Figure 3. Pin Assignments, 42-Pin SDIP Package

Table 1 identifies each pin in the S3F8S5A MCU's 44-pin QFP package.
Table 1. Pin Descriptions, 44-Pin Device

| Pin <br> Name | Pin Description | Pin <br> Type | Circuit Type | Pin No. | Shared Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P0.0 | I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups. | I/O | H-2 | 25(29) | COM0/AD0 COM1/ |
| P0.1 |  |  |  | 26(30) | AD1 COM2/AD2 |
| P0.2 |  |  |  | 27(31) | COM3/AD3 |
| P0.3 |  |  |  | 28(32) |  |
| P1.0 | I/O port with 1-bit-programmable pins; | I/O | H-4 | 1(7) | INTO/TAOUT/ TAPWM/SEG20 |
|  | Schmitt trigger input or push-pull, open-drain |  |  |  |  |
| P1.1 | output and software assignable pull-ups. |  |  | 2(8) | INT1/TACLK/ BUZ/ |
|  | Alternately used for external interrupt input |  |  |  | SEG21 INT2/TACAP |
| P1.2 | (noise filters, interrupt enable and pending |  | D-3 | 3(9) | INT3/TD1OUT/ |
| P1.3 | control). |  |  | 4(10) | TD1PWM |
| Note: Parentheses indicate pin numbers for the 42-pin SDIP package. |  |  |  |  |  |

Table 1. Pin Descriptions, 44-Pin Device (Continued)

| Pin <br> Name | Pin Description | Pin <br> Type | Circuit Type | Pin No. | Shared Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P1.4 | I/O port with 1-bit-programmable pins; | I/O |  | 16 | TD1CLK/AD5 |
| P1.5 | Schmitt trigger input or push-pull output and |  | F-1 | 17 | TD1CAP/AD6 $\mathrm{X}_{\text {TIN }}$ |
| P1.6 | software assignable pull-ups. The P1.4- |  |  | 10(16) | $\mathrm{X}_{\text {TOUT }}$ |
| P1.7 | P1.5 are not in the 42-Pin package. |  | D-2 | 11(17) |  |
| P2.0 | I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups. | I/O | D-3 | 13(19) | TBPWM/TDOCLK |
| P2.1 |  |  |  | 14(20) | PWM/TDOCAP |
| P2.2 |  |  | F-2 | 15(21) | TD0OUT/ TDOPWM/ AD4 AD7/SI |
| P2.3 |  |  |  | 18(22) | SO/SEG0 SCK/ |
| P2.4 |  |  | H-4 | 19(23) | SEG1 RXD0/SEG2 |
| P2.5 |  |  |  | 20(24) | TXD0/SEG3 |
| P2.6 |  |  |  | 21(25) |  |
| P2.7 |  |  |  | 22(26) |  |
| $\begin{aligned} & \text { P3.0-P3. } \\ & 4 \end{aligned}$ | I/O port with bit-programmable pins; Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. | I/O | H-4 | 29-33 | PG0-PG4/ |
|  |  |  |  | (33-37) | SEG4-SEG8 |
|  |  |  |  | 34(38) | TCOUT/TCPWM/ |
| P3.1 |  |  |  |  | PG5/SEG9 RXD1/ |
|  |  |  |  | 35(39) | PG6/SEG10 TXD1/ |
| P3.2 |  |  |  | 36(40) | PG7/SEG11 |
| P3.3 |  |  |  |  |  |
| P4.0 | I/O port with bit-programmable pins; Schmitt trigger input or push-pull output and software assignable pull-ups. | I/O | H-4 | 37(41) | INT4/SEG12 INT5/ |
| P4.1 |  |  |  | 38(42) | SEG13 INT6/SEG14 |
| P4.2 |  |  |  | 39(1) | INT7/SEG15 |
| P4.3 |  |  |  | 40(2) | COM4-COM7/ |
| P4.4- |  |  |  | 41-44 | SEG16-19 |
| P4.7 |  |  |  | (3-6) |  |
| $\begin{aligned} & \hline \text { COM0- } \\ & \text { COM1 } \end{aligned}$ | LCD common signal outputs. | I/O | H-2 | 25-28 | P0.0-P0.3/ |
|  |  |  |  | (29-32) | AD0-AD3 |
|  |  |  | H-4 | 41-44 | P2.2-P2.71 |
| COM2- |  |  |  | (3-6) | SEG0-SEG5 |
| COM7 |  |  |  |  |  |

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.

Table 1. Pin Descriptions, 44-Pin Device (Continued)

| Pin <br> Name | Pin Description | Pin <br> Type | Circuit <br> Type | Pin No. |
| :--- | :--- | :--- | :--- | :--- | Shared Functions

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.

Table 1. Pin Descriptions, 44-Pin Device (Continued)

| Pin <br> Name | Pin Description | Pin <br> Type | Circuit Type | Pin No. | Shared Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PG0-PG | Pattern generation output. | I/O | H-4 | 29-33 | P3.0-P3.4/ |
| 4 |  |  |  | (33-37) | SEG4-SEG8 |
|  |  |  |  | 34(38) | P3.5/TCOUT/ |
| PG5 |  |  |  |  | TCPWM/SEG9 P3.6/ |
|  |  |  |  | 35(39) | RXD1/SEG10 |
| PG6 |  |  |  | 36(40) | P3.7/TXD1/SEG11 |
| PG7 |  |  |  |  |  |
| TAOUT/ | Timer A clock and PWM output. | I/O | H-4 | 1(7) | P1.0/INT0/SEG20 |
| TAPWM |  |  |  |  |  |
| TACLK | Timer A external clock input. | I/O | H-4 | 2(8) | P1.1/INT1/ |
| TACAP | Timer A capture input. | I/O | D-3 | 3(9) | 3(9) |
| TBPWM | Timer B PWM output. | I/O | D-3 | 13(19) | 13(19) |
| TCOUT/ TCPWM | Timer C clock and PWM output. | I/O | H-4 | 34(38) | 34(38) |
| TD0OUT/ TDOPWM | Timer D0 clock and PWM output. | I/O | F-2 | 15(21) | 15(21) |
| TDOCLK | Timer D0 external clock input. | I/O | D-3 | 13(19) | 13(19) |
| TD0CAP | Timer D0 capture input. | I/O | D-3 | 14(20) | 14(20) |
| TD1OUT/ TD1PWM | Timer D1 clock and PWM output. | I/O | D-3 | 4(10) | 4(10) |
| TD1CLK | Timer D1 external clock input. | I/O | F-1 | 16 | 16 |
| TD1CAP | Timer D1 capture input. | I/O | F-1 | 17 | 17 |
| PWM | 10-bit PWM generator output. | I/O | D-3 | 14(20) | 14(20) |
| INTO | External interrupt input pins. | I/O | H-4 | 1(7) | P1.0/TAOUT/ TAPWM/SEG20 |
| INT1 |  |  |  | 2(8) | P1.1/TACLK/ BUZ/ SEG21 P1.2/TACAP |
| INT2 |  |  | D-3 | 3(9) | P1.3/TD1OUT/ |
| INT3 |  |  |  | 4(10) | TD1PWM P4.0/ SEG12 P4.1/SEG13 |
| INT4 |  |  |  | 37(41) | P4.2/SEG14 P4.3/ |
| INT5 |  |  | H-4 | 38(42) | SEG15 |
| INT6 |  |  |  | 39(1) |  |
| INT7 |  |  |  | 40(2) |  |
| AVREF | A/D converter reference voltage. | - | - | 23(27) | - |
| nRESET | System reset pin with a pull-up resistor. | I | - | 12(18) | B |

Note: Parentheses indicate pin numbers for the 42-pin SDIP package.

Table 1. Pin Descriptions, 44-Pin Device (Continued)

| Pin Name | Pin Description | Pin Type | Circuit Type | Pin No. | Shared Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XIN | Main oscillator pins. | - | - | 8(14) | - |
| XOUT |  |  |  | 7(13) |  |
| $\mathrm{X}_{\text {TIN }}$ | Crystal oscillator pins for sub clock. | - | - | 10(16) | P1.6 P1.7 |
| $\mathrm{X}_{\text {TOUT }}$ |  |  |  | 11(17) |  |
| TEST | Test pin: it must be connected to $\mathrm{V}_{\text {SS }}$ | 1 | - | 9(15) | - |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply input pins. | - | - | 5(11) | - |
| $\mathrm{V}_{\text {SS }}$ | Ground pins. | - | - | 6(12) | - |
| $\mathrm{AV}_{\text {SS }}$ | Ground pin. | - | - | 24(28) | - |
| Note: Parentheses indicate pin numbers for the 42-pin SDIP package. |  |  |  |  |  |

### 1.5. Pin Circuits

Figure 4 shows the Type A pin circuit.


Figure 4. Pin Circuit Type A

Figure 5 shows the Type B pin circuit .


Figure 5. Pin Circuit Type B

Figure 6 shows the Type C Pin Circuit.


Figure 6. Pin Circuit Type C

Figure 7 shows the Type D-2 pin circuit for ports 1.6 to 1.7.


Figure 7. Pin Circuit Type D-2

Figure 8 shows the Type D-3 pin circuit for P1.2-P1.3 and P2.0-P2.1.


Figure 8. Pin Circuit Type D-3

Figure 9 shows the Type F-1 Pin Circuit for P1.4-P1.5.


Figure 9. Pin Circuit Type F-1


Figure 10 shows the Type F-2 pin circuit for P2.2 and P2.3.


Figure 10. Pin Circuit Type F-2

Figure 11 shows the Type $\mathrm{H}-1$ pin circuit.


Figure 11. Pin Circuit Type H-1

Figure 12 shows the Type $\mathrm{H}-2$ pin circuit for $\mathrm{P} 0.0-\mathrm{P} 0.3$.


Figure 12. Pin Circuit Type H-2

Figure 13 shows the Type $\mathrm{H}-2$ pin circuit for P1.0-P1.1, P2.4-P2.7, P3, and P4.


Figure 13. Pin Circuit Type H-4

## Chapter 2. Address Space

The S3F8S5A microcontroller features two types of address space:

- Internal program ROM
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8 -bit register bus carries addresses and data between the CPU and the register file.

The S3F8S5A features 48KB of internal Flash ROM. The 256 -byte physical register space is expanded into an addressable area of 320 bytes using addressing modes.

A 22-byte LCD display register file is implemented.

### 2.1. Program Memory

Program memory (ROM) stores program code or table data. The S3F8S5A MCU features 48 KB internal Flash program memory.

The first 256 bytes of the ROM space, $0 \mathrm{~h}-0 \mathrm{FFh}$, are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which program execution starts after a reset is 0100 h .
The reset address of ROM can be changed by a smart option only in the S3F8S5A (fullFlash device). Refer to the Embedded Flash Memory Interface chapter on page 334 to learn more.

The program memory address space is shown in Figure 14.


Figure 14. Program Memory Address Space

### 2.1.1. Smart Option

The Smart Option, diagrammed in Figure 15, is the ROM option for the start condition of the chip. The ROM address used for the smart option ranges from 003Ch to 003Fh. The S3F8S5A MCU uses only addresses in the range 003Eh to 003Fh.
When any values are written in the Smart Option area (i.e., $003 \mathrm{Ch}-003 \mathrm{Fh}$ ) by an LDC instruction, the data in the area may be changed, but the Smart Option is not affected. Smart Option data should be written in this Smart Option area using an OTP/MTP programming tool.


Figure 15. Smart Option

Notes: 1. In Figure 15, by setting ISP reset vector change selection bit (3E. 7) to 0 , the ISP area becomes available. If this bit is $1,3 \mathrm{Eh} .6$ and 3 Eh .5 are rendered meaningless.
2. If the ISP reset vector change selection bit (3Eh.7) is 0 , the user must change the ISP reset vector address from 0100 h to an address for which the user wants to set a reset address (i.e., $0200 \mathrm{~h}, 0300 \mathrm{~h}, 050 \mathrm{~h}$, or 0900 h ). If the reset vector address is 0200 h ,
the ISP area can be assigned from 0100 h to 01 FFh (an area of 256 bytes). If 0300 h , the ISP area can be assigned from 0100 h to 02 FFh ( 512 bytes). If 0500 h , the ISP area can be assigned from 0100 h to 04 FFh ( 1024 bytes). If 0900 h , the ISP area can be assigned from 0100 h to 08 FFh ( 2048 bytes).
3. If the ISP protection enable/disable bit is 0 , user cannot erase or program the ISP area selected by 3Eh. 1 and 3Eh. 0 in Flash memory.
4. The user can select a suitable ISP protection size using 3 Eh .1 and 3 Eh .0 . If the ISP protection enable/disable bit (3Eh. 2) is $1,3 \mathrm{Eh} .1$ and 3 Eh .0 are rendered meaningless.
5. After selecting the ISP reset vector address when selecting the ISP protection size, do not select a value greater than the ISP area size.

### 2.2. Register Architecture

In the S3F8S5A implementation, the upper 64-byte area of register files is expanded to two 64-byte areas, called Set1 and Set2. The upper 32-byte area of Set1 is further expanded to two 32-byte register banks (Bank0 and Bank1), and the lower 32-byte area is a single 32-byte common area.

In the S3F8S5A MCU, the total number of addressable 8-bit registers is 1131. Of these 1131 registers, 13 bytes are designated for the CPU and system control registers, 78 bytes are designated for the peripheral control and data registers, 16 bytes are used as shared working registers, and 1024 registers are designated for general-purpose use in Page $0-$ Page 1 (including 22 bytes for LCD display registers).

Set1 register locations can always be set, regardless of which of the ten register pages is currently selected. A Set1 location, however, can only be addressed using register addressing modes.
The extension of register space into separately addressable areas (sets, banks, and pages) is supported by multiple addressing mode restrictions: the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2.

Table 2. S3F8S5A Register Types

| Register Type | Number of <br> Bytes |
| :--- | :---: |
| General-purpose registers (including the 16-byte common working register area, four <br> 192-byte prime register areas (including LCD data registers), and four 64-byte Set2 | 1040 |
| areas. | 13 |
| CPU and system control registers. | 78 |
| Mapped clock, peripheral, I/O control, and data registers. | 1131 |
| Total addressable bytes. |  |

Figure 16 shows the organization of the internal register file.


Figure 16. Internal Register File Organization

### 2.2.1. Register Page Pointer

The S3F8 Series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8 -bit data bus) into as many as 16separately-addressable register pages. Page addressing is controlled by the register page pointer (PP; Set1, Bank0, DFh). In the S3F8S5A microcontroller, a paged register file expansion is implemented for LCD data registers, and the register page pointer must be changed to address other pages.
After a reset, the page pointer's source value (i.e., the lower nibble) and the destination value (the upper nibble) are always 0000 , automatically. Therefore, the S3F8S5A MCU always selects Page 0 as the source and destination page for register addressing.

The contents of the Register Page Pointer (PP) Register are described in Table 3.
Table 3. Register Page Pointer (PP; Set1)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Addres |  |  |  |  |  |  |  |  |
| Mode |  |  |  | r Add | ng Mo |  |  |  |
| Note: R = read only; R/W = read/write. |  |  |  |  |  |  |  |  |
| Bit Description |  |  |  |  |  |  |  |  |
| [7:4] | Destination Register Page Selection Bits ${ }^{1}$ 0000: Destination: Page 0. 0001: Destination: Page 1. 0010: Destination: Page 2. 0011: Destination: Page 3. 0100: Destination: Page 4. 0101-1111: Reserved. |  |  |  |  |  |  |  |
| [3:0] | Source Register Page Selection Bits ${ }^{2}$ <br> 0000: Destination: Page 0. <br> 0001: Destination: Page 1. <br> 0010: Destination: Page 2. <br> 0011: Destination: Page 3. <br> 0100: Destination: Page 4. <br> 0101-1111: Reserved. |  |  |  |  |  |  |  |
| Notes: <br> 1. In <br> 2. P | S5A micro are used for er. | ller, th gener | nal reg ose re | file is file; P | ured as | pages | s 0-4) also used | the LCD |

Notes: In Table 3, the internal register file is configured as twelve pages (i.e., pages 0-4). Page 3 includes the LCD Data Register ( $300 \mathrm{~h}-315 \mathrm{~h}$ ).

The following example indicates how to use thePage Pointer to clear the contents of RAM (i.e., Page 0, Page 1).

|  | LD | PP, \#00h | ; Destination $\leftarrow 0$, Source $\longleftarrow 0$ |
| :---: | :---: | :---: | :---: |
|  | SRP | \# 0 COH |  |
|  | LD | R0, \#0FFH | ; Page 0 RAM clear starts |
| RAMCL0 | CLR | @R0 |  |
|  | DJNZ | R0, RAMCL0 |  |
|  | CLR | @R0 | ; RO $=00 \mathrm{H}$ LD PP,\#10H ; Destination $\leftarrow$ <br> ; 1, Source $\leftarrow 0$ |
|  | LD | R0, \#0FFH | ; Page 1 RAM clear starts |
| RAMCL1 | CLR | @R0 |  |
|  | DJNZ | R0, RAMCL1 |  |
|  | CLR | @R0 | ; $\mathrm{RO}=00 \mathrm{~h}$ |

Note: To learn more about the DJNZ instruction, see page 125.

### 2.2.2. Register Set1

The term Set1 refers to the upper 64 bytes of the register file, locations $\mathrm{CO} \mathrm{h}-\mathrm{FFh}$.
The upper 32-byte area of this 64-byte space ( $\mathrm{E} 0 \mathrm{~h}-\mathrm{FFh}$ ) is divided into two 32-byte register banks, Bank0 and Bank1. The Set Register's SB0 or SB1 bank instructions are used to address one bank or the other. A hardware reset operation always selects Bank0 addressing.
The upper two 32-byte areas of Set1 (E0h-FFh), Bank0 and Bank1, contain 68 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers ( $\mathrm{DOh}-\mathrm{DFh}$ ) and a 16 -byte common working register area ( $\mathrm{COh}-\mathrm{CFh}$ ). Use the common working register area as a scratch area for data operations being performed in other areas of the register file.

Registers in the Set1 location are directly accessible at all times using Register Addressing Mode. The 16 -byte working register area can only be accessed using working register addressing. To learn more about working register addressing, see the Addressing Modes chapter on page 43.

### 2.2.3. Register Set2

The same 64-byte physical space that is used for Set 1 location $\mathrm{COh}-\mathrm{FFh}$ is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called Set2. In the S3F8S5A MCU, the Set2 C0h-FFh address range is accessible on pages $0-3$.
The logical division of Set1 and Set2 is maintained by means of addressing mode restrictions: Use only Register Addressing Mode to access Set1 locations; to access registers in Set2, you must use Register Indirect Addressing Mode or Indexed Addressing Mode. The Set2 register area of Page 0 is commonly used for stack operations.

### 2.2.4. Prime Register Space

The lower 192 bytes of the S3F8S5A MCU's 256-byte register pages ( $00 \mathrm{~h}-\mathrm{BFh}$ ) is called the prime register space or, more simply, the prime area. Prime registers can be accessed using any of the seven addressing modes (to learn more, see the Addressing Modes chapter on page 43).
The prime register area on Page 0 is immediately addressable following a reset. To address the prime registers on pages 0 or 1 , you must set the register page pointer ( PP ) to the appropriate source and destination values.


Figure 17. Set1, Set2, and Prime Area Register, and LCD Data Register Map

### 2.3. Working Registers

Instructions can access specific 8 -bit registers or 16-bit register pairs using either 4-bit or 8 -bit address fields. When 4 -bit working register addressing is used, the 256-byte register file can be seen by the programmer as consisting of thirty-two 8-byte register groups, or slices. Each slice consists of eight 8-bit registers.

When using the two 8 -bit register pointers, RP1 and RP0, two working register slices can be selected at any time to form a 16 -byte working register block. When using these register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the Set2 area.

The terms slice and block are used in this document to help readers visualize the size and relative locations of selected working register spaces, as follows:

- One working register slice is 8 bytes (eight 8 -bit working registers; R0-R7 or R8-R15)
- One working register block is 16 bytes (sixteen 8 -bit working registers; R0-R15)

All of the registers in an 8-byte working register slice have the same binary value for their five most significant address bits, thereby making it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in Set1 (C0h-CFh). Figure 18 illustrates the 8 -byte working register areas (i.e., slices).


Figure 18. 8-Byte Working Register Areas

### 2.3.1. Using the Register Pointers

Register pointers RP0 and RP1, mapped to addresses D6h and D7h in Set1, are used to select two movable 8 -byte working register slices in the register file. After a reset, they point to the working register common area; RP0 points to addresses $\mathrm{C} 0 \mathrm{~h}-\mathrm{C} 7 \mathrm{~h}$, and RP1 points to addresses $\mathrm{C} 8 \mathrm{~h}-\mathrm{CFh}$.

To change a register pointer value, load a new value to RP0 and/or RP1 using an SRP or LD instruction; see Figures 19 and 20.


Figure 19. Contiguous 16-Byte Working Register Block


Figure 20. Noncontiguous 16-Byte Working Register Block

With working register addressing, you can only access those two 8 -bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in Set2, COh-FFh, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16 -byte working register block usually consists of two contiguous 8 -byte slices. As a general programming guideline, Zilog recommends that RP0 point to the lower slice, and that RP1 point to the upper slice; see Figure 19. In some cases, it may be
necessary to define working register areas in different (noncontiguous) areas of the register file. In Figure 20, RP0 points to the upper slice, and RP1 to the lower slice.

Because a register pointer can point to either of the two 8 -byte slices in the working register block, the working register area can be flexibly defined to support program requirements.

## Setting the Register Pointers

| SRP | \#70h | ; RPO 5 70h, RP1 $\leftarrow 78 \mathrm{~h}$ |
| :---: | :---: | :---: |
| SRP1 | \#48h | ; RPO $\leftarrow$ no change, RP1 $\leftarrow 48 \mathrm{~h}$ |
| SRP 0 | \# 0 A0h | ; RPO $\leftarrow$ A0h, RP1 $\leftarrow$ no change |
| CLR | RP 0 | ; RP0 $\leftarrow 00 \mathrm{~h}, \mathrm{RP} 1$ |
| LD | RP1, \#0F8h | ; RPO $\leftarrow$ no change, $\mathrm{RP} 1 \mathrm{~S}^{\circ} \mathrm{OF} 8 \mathrm{~h}$ |

Using Register Pointers to Calculate the Sum of a Series of Registers
Calculate the sum of registers 80 h to 85 h using the register pointer. The register addresses 80 h through 85 h contains the values $10 \mathrm{~h}, 11 \mathrm{~h}, 12 \mathrm{~h}, 13 \mathrm{~h}, 14 \mathrm{~h}$, and 15 h , respectively:

| SRP0 | $\# 80 h$ | $; R P 0 \leftarrow 80 h$ |
| :--- | :--- | :--- |
| ADD | $R 0, R 1$ | $; R 0 \leftarrow R 0+\mathrm{R} 1$ |
| ADC | $\mathrm{R} 0, \mathrm{R} 2$ | $; \mathrm{R} 0 \leftarrow \mathrm{R} 0+\mathrm{R} 2+\mathrm{C}$ |
| ADC | $\mathrm{R} 0, \mathrm{R} 3$ | $; \mathrm{R} 0 \leftarrow \mathrm{R} 0+\mathrm{R} 3+\mathrm{C}$ |
| ADC | $\mathrm{R} 0, \mathrm{R} 4$ | $; \mathrm{R} 0 \leftarrow \mathrm{R} 0+\mathrm{R} 4+\mathrm{C}$ |
| ADC | $\mathrm{R} 0, \mathrm{R} 5$ | $; \mathrm{R} 0 \leftarrow \mathrm{R} 0+\mathrm{R} 5+\mathrm{C}$ |

The sum of these six registers, 6 Fh , is located in the R0 Register (80h). The instruction string used in this example takes 12 bytes of instruction code, and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence must be used:

| ADD | $80 h, 81 \mathrm{~h} ; 80 \mathrm{~h} \leftarrow(80 \mathrm{~h})+(81 \mathrm{~h})$ |
| :--- | :--- |
| ADC | $80 \mathrm{~h}, 82 \mathrm{~h} ; 80 \mathrm{~h} \leftarrow(80 \mathrm{~h})+(82 \mathrm{~h})+\mathrm{C}$ |
| ADC | $80 \mathrm{~h}, 83 \mathrm{~h} ; 80 \mathrm{~h} \leftarrow(80 \mathrm{~h})+(83 \mathrm{~h})+\mathrm{C}$ |
| ADC | $80 \mathrm{~h}, 84 \mathrm{~h} ; 80 \mathrm{~h} \leftarrow(80 \mathrm{~h})+(84 \mathrm{~h})+\mathrm{C}$ |
| ADC | $80 \mathrm{~h}, 85 \mathrm{~h} ; 80 \mathrm{~h} \leftarrow(80 \mathrm{~h})+(85 \mathrm{~h})+\mathrm{C}$ |

As a result, the sum of the six registers is also located in register 80 h . However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.

### 2.4. Register Pointer Registers

The contents of the Register Pointer 0 (RP0) and Register Pointer 1 (RP1) registers are described in Tables 4 and 5.

Table 4. Register Pointer 0 (RP0; Set1)


Table 5. Register Pointer 1 (RP1; Set1, Bank0)


### 2.5. Register Addressing

The S3F8 Series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) Addressing Mode, in which an operand value in contained in a specific register or register pair, you can access all locations in the register file except for Set2. With working register addressing, use a register pointer to specify an 8 -byte working register space in the register file and an 8 -bit register within that space.

Registers are addressed either as a single 8 -bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8 -bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16 -bit data is always stored in the even-numbered register; the least significant byte is always stored in the next $(+1)$ odd-numbered register.
Working register addressing differs from register addressing because it uses a register pointer to identify a specific 8 -byte working register space in the internal register file, and a specific 8-bit register within that space; see Figures 21 and 22.


Figure 21. 16-Bit Register Pair


Figure 22. Register File Addressing

### 2.6. Common Working Register Area

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in Set 1, locations COh to CFh , as the active 16-byte working register block, as shown below.

- $\quad \mathrm{RP} 0 \rightarrow \mathrm{COh}-\mathrm{C} 7 \mathrm{~h}$
- $\mathrm{RP} 1 \rightarrow \mathrm{C} 8 \mathrm{~h}-\mathrm{CFh}$

This 16-byte address range is called the common working area. Essentially, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations. See Figure 23.


Figure 23. Common Working Register Area

## Addressing the Common Working Register Area

As the following two examples show, you should access working registers in the common area, locations COh to CFh , using working Register Addressing Mode only.

## Example 1

LD 0C2h, 40h ; Invalid addressing mode!
Use working register addressing instead:

```
SRP #OCOh
LD R2, 40h ; R2 (C2h) \leftarrow the value in location 40h
```


## Example 2

ADD OC3h, \#45h ; Invalid addressing mode!
Use working register addressing instead:

```
SRP #OCOh
ADD R3, #45h ; R3 (C3h) \leftarrow R3 + 45h
```


### 2.6.1. 4-Bit Working Register Addressing

Each register pointer defines a movable 8 -byte slice of working register space. The address information stored in a register pointer serves as an addressing window that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8 -bit address:

- The high-order bit of the 4 -bit address selects one of the register pointers (i.e., 0 selects RP0, 1 selects RP1)
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice

As shown in Figure 24, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8byte register slice.

Figure 25 shows a typical example of 4 bit working register addressing. The high-order bit of the instruction INC-R6 is 0 , which selects RP0. The five high-order bits stored in RP0 (01110b) are concatenated with the three low-order bits of the instruction's 4-bit address (110b) to produce the register address 76 h (01110110b).


Figure 24. 4-Bit Working Register Addressing


Figure 25. 4-Bit Working Register Addressing Example

### 2.6.2. 8-Bit Working Register Addressing

Use 8 -bit working register addressing to access registers in a selected working register area. To initiate 8 -bit working register addressing, the upper four bits of the instruction address must contain the 4 -bit value, 1100b. This value indicates that the remaining four bits have the same effect as 4 -bit working register addressing.
As shown in Figure 26, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address. The three low-order bits of the complete address are provided by the original instruction.


Figure 26. 8-Bit Working Register Addressing

Figure 27 shows an example of 8 -bit working register addressing. The four high-order bits of the instruction address (1100b) specify 8 -bit working register addressing. Bit 4 (1) selects RP1, and the five high-order bits in RP1 (10101b) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five-address bits from RP1
and the three address bits from the instruction are concatenated to form the complete register address, 0ABh (10101011b).


Figure 27. 8-Bit Working Register Addressing Example

### 2.7. System and User Stack

S3F8 Series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F8S5A architecture supports stack operations in the internal register file.

### 2.7.1. Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and theFlags registers are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 28.


Figure 28. Stack Operations

### 2.7.2. User-Defined Stacks

Stacks in the internal register file can defined as data storage locations. The PUSHUI, PUSHUD, POPUI, and POPUD instructions support user-defined stack operations.

### 2.7.3. Stack Pointers

Register locations D 8 h and D 9 h contain the 8 -bit stack pointer (SPL) that is used for system stack operations. The most significant byte of the SP address, SP15-SP8, is stored in the SPH Register (D8h), and the least significant byte, SP7-SP0, is stored in the SPL Register (D9h). After a reset, the SP value is undetermined.
Because only internal memory space is implemented in the S3F8S5A MCU, the SPL must be initialized to an 8 -bit value in the range $00 \mathrm{~h}-\mathrm{FFh}$. The SPH Register is not required and can be used as a general-purpose register, if necessary.

When the SPL Register contains the only stack pointer value (i.e., when it points to a system stack in the register file), you can use the SPH Register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL Register during normal stack operations, the value in the SPL Register will overflow (or underflow) to the SPH Register, thereby overwriting any other data that is currently stored there. To avoid overwriting data in the SPH Register, initialize the SPL value to FFh instead of 00 h .

The contents of the Stack Pointer High Byte (SPH) and Stack Pointer Low Byte (SPL) registers are described in Tables 6 and 7.

Table 6. Stack Pointer High Byte Register (SPH; Set1)


Table 7. Stack Pointer Low Byte Register (SPL; Set1)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | x | x | x | x | x | x | X | x |
| R/W | R/W |  |  |  |  |  |  |  |
| Address | D9h |  |  |  |  |  |  |  |
| Mode | Register Addressing Mode only |  |  |  |  |  |  |  |
| Note: R = read only; R/W = read/write. |  |  |  |  |  |  |  |  |
| Bit | Description |  |  |  |  |  |  |  |
| [7:0] | Stack Pointer Address Low Byte <br> The low-byte stack pointer value is the lower eight bits of the 16 -bit stack pointer address (SP7-SP0). The upper byte of the stack pointer value is located in register SPH (D8H). The SP value is undefined following a reset. |  |  |  |  |  |  |  |

The following example shows how to perform stack operations in the internal register file using the PUSH and POP instructions.

Standard Stack Operations Using PUSH and POP
LD SPL, \#OFFh ; SPL $\leftarrow$ FFh; (Normally, the SPL is set to ; OFFh by the initialization

```
\bullet
\bullet
\bullet
PUSH PP ; Stack address 0FEh \leftarrow PP
PUSH RPO ; Stack address 0FDh \leftarrow RPO
PUSH RP1 ; Stack address 0FCh \leftarrow RP1
PUSH R3
\bullet
\bullet
\bullet
\begin{tabular}{lll} 
POP & R3 & ; R3 \(\leftarrow\) Stack address 0FBh \\
POP & RP1 & ; RP1 \(\leftarrow\) Stack address 0FCh \\
POP & RP0 & ; RP0 \(\leftarrow\) Stack address 0FDh \\
POP & PP & \(;\) PP \(\leftarrow\) Stack address 0FEh
\end{tabular}
``` An IDIXS Company

\section*{Chapter 3. Addressing Modes}

The program counter is used to fetch instructions that are stored in program memory for execution. Instructions indicate the operation to be performed and the data to be operated on. Addressing Mode is the method used to determine the location of the data operand. The operands specified in instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3F8 Series instruction set supports the following seven explicit addressing modes; not all of these addressing modes are available for each instruction.
- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

\subsection*{3.1. Register Addressing Mode}

In Register Addressing Mode \((\mathrm{R})\), the operand is the content of a specified register or register pair; see Figure 29. Working register addressing differs from register addressing because it uses a register pointer to specify an 8 -byte working register space in the register file and an 8-bit register within that space; see Figure 30.


Sample Instruction:
DEC CNTR ; Where CNTR is the label of an 8-bit register address
Figure 29. Register Addressing


Sample Instruction:
ADD
R1, R2
; Where R1 and R2 are registers in the currently selected working register area.

Figure 30. Working Register Addressing

\subsection*{3.2. Indirect Register Addressing Mode}

In Indirect Register (IR) Addressing Mode, the contents of the specified register or register pair represent the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space, if implemented; see Figures 31 through 34.
Use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Remember, however, that locations \(\mathrm{COh}-\mathrm{FFh}\) in Set 1 cannot be accessed using Indirect Register Addressing Mode.


Sample Instruction:
RL @SHIFT ; Where SHIFT is the label of an 8-bit register address
Figure 31. Indirect Register Addressing to Register File


Figure 32. Indirect Register Addressing to Program Memory


Figure 33. Indirect Working Register Addressing to Register File


Sample Instructions:
LCD R5,@RR6; Program memory access
LDE R3,@RR14 ; External data memory access
LDE @RR4, R8 ; External data memory access

Figure 34. Indirect Working Register Addressing to Program or Data Memory

\subsection*{3.3. Indexed Addressing Mode}

Indexed (X) Addressing Mode adds an offset value to a base address during instruction execution to calculate the effective operand address; see Figure 35. Use Indexed Addressing Mode to access locations in the internal register file or in external memory (if implemented). You cannot, however, access locations COh-FFh in Set1 using indexed addressing.


Sample Instruction:
LD R0, \#BASE[R1] ; Where BASE is an 8-bit immediate value
Figure 35. Indexed Addressing to Register File

In short offset Indexed Addressing Mode, the 8 -bit displacement is treated as a signed integer in the range -128 to +127 . This displacement applies to external memory accesses only; see Figure 36.


Figure 36. Indexed Addressing to Program or Data Memory with Short Offset

For register file addressing, an 8-bit base address provided by the instruction is added to an 8 -bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8 -bit or 16bit offset provided in the instruction is then added to the base address; see Figure 37.


Sample Instructions:
\begin{tabular}{|c|c|c|}
\hline LDC & R4, \#1000H[RR2] & The values in the program address (RR2 +1000 H ) are loaded into register R4. \\
\hline LDE & R4,\#1000H[RR2] & Identical operation to LDC example, except that \\
\hline
\end{tabular}

Figure 37. Indexed Addressing to Program or Data Memory

The only instruction that suppots Indexed Addressing Mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed Addressing Mode for internal program memory and for external data memory (if implemented).

\subsection*{3.4. Direct Address Mode}

In Direct Address (DA) Mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address Mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented. See Figures 38 and 39.


Sample Instructions:
\(\begin{array}{lll}\text { LDC } & \text { R5,1234H } & ; \\ \text { The values in the program address (1234H) } \\ \text { are loaded into register R5. } \\ \text { LDE } & \text { R5,1234H } & \text {; } \begin{array}{l}\text { Identical operation to LDC example, except that } \\ \text { external program memory is accessed. }\end{array}\end{array}\)
Figure 38. Direct Addressing for Load Instructions


Sample Instructions:
JP C,JOB1 ; Where JOB1 is a 16 -bit immediate address

CALL DISPLAY ; Where DISPLAY is a 16-bit immediate address

Figure 39. Direct Addressing for Call and Jump Instructions

\subsection*{3.5. Indirect Address Mode}

In Indirect Address (IA) Mode, the instruction specifies an address located in the lowest 256 bytes of program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use Indirect Address Mode.

Because Indirect Address Mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros. See Figure 40.


Sample Instruction:
CALL \#40h ; The 16-bit value in program memory addresses 40h and 41 h is the subroutine start address.

Figure 40. Indirect Addressing

\subsection*{3.6. Relative Address Mode}

In Relative Address (RA) Mode, a two's-complement signed displacement between -128 and +127 is specified in the instruction. This displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use Relative Address Mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR. See Figure 41.


Sample Instructions:
JR ULT,\$+OFFSET ; Where OFFSET is a value in the range +127 to -12
Figure 41. Relative Addressing

\subsection*{3.7. Immediate Mode}

In Immediate (IM) Addressing Mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate Addressing Mode is useful for loading constant values into registers. See Figure 42.
\begin{tabular}{|c|}
\hline Program Memory \\
\hline OPERAND \\
\hline OPCODE \\
\hline
\end{tabular}
(The Operand value is in the instruction)
Sample Instruction:
LD RO,\#OAAH
Figure 42. Immediate Addressing

\section*{Chapter 4. Control Registers}

This chapter describes the S3F8S5A MCU's control registers. Data and counter registers are not described in this chapter; information about all registers used by a specific peripheral is presented in corresponding chapters.

Table 8 identifies the names, mnemonics, decimal and hex equivalents, and read/write settings of the Set1, Bank0 mapped registers; click to the linked page to review the contents of each. The hardware reset value for each mapped register is described in the Reset and Power-Down chapter on page 194.

Table 8. Set1 Registers
\begin{tabular}{llllll}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline Basic Timer Control & \(\underline{230}\) & BTCON & 211 & D3h & RW \\
\hline System Clock Control & \(\underline{190}\) & CLKCON & 212 & D4h & RW \\
\hline Flags & \(\underline{86}\) & FLAGS & 213 & D5h & RW \\
\hline Register Pointer 0 & \(\underline{32}\) & RP0 & 214 & D6h & RW \\
\hline Register Pointer 1 & \(\underline{32}\) & RP1 & 215 & D7h & RW \\
\hline Stack Pointer High Byte & \(\underline{41}\) & SPH & 216 & D8h & RW \\
\hline Stack Pointer Low Byte & \(\underline{41}\) & SPL & 217 & D9h & RW \\
\hline Instruction Pointer High Byte & \(\underline{79}\) & IPH & 218 & DAh & RW \\
\hline Instruction Pointer Low Byte & \(\underline{80}\) & IPL & 219 & DBh & RW \\
\hline Interrupt Request & \(\underline{74}\) & IRQ & 220 & DCh & R \\
\hline Interrupt Mask & \(\underline{71}\) & IMR & 221 & DDh & RW \\
\hline System Mode & \(\underline{70}\) & SYM & 222 & DEh & RW \\
\hline Register Page Pointer & \(\underline{25}\) & PP & 223 & DFh & RW \\
\hline
\end{tabular}

Table 9 identifies the names, mnemonics, decimal and hex equivalents, and read/write settings of the Page 4 registers.

Table 9. Page 4 Registers
\begin{tabular}{lllccc}
\hline Register Name & Page \(\#\) & Mnemonic & Decimal & Hex & R/W \\
\hline Reset Source Indicating & \(\underline{200}\) & RESETID & 0 & 00 h & RW \\
\hline Timer D0 Control & \(\underline{251}\) & TDOCON & 1 & 01 h & RW \\
\hline Timer D0 Counter High Byte & - & TDOCNTH & 2 & 02 h & R \\
\hline Timer D0 Counter Low Byte & - & TDOCNTL & 3 & 03 h & R \\
\hline Timer D0 Data High Byte & - & TDODATAH & 4 & 04 h & RW \\
\hline
\end{tabular}

57

Table 9. Page 4 Registers (Continued)
\begin{tabular}{lllccc}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline Timer D0 Data Low Byte & - & TD0DATAL & 5 & 05 h & RW \\
\hline Timer D1 Control & \(\underline{258}\) & TD1CON & 10 & \(0 A h\) & RW \\
\hline Timer D1 Counter High Byte & - & TD1CNTH & 6 & 06 h & R \\
\hline Timer D1 Counter Low Byte & - & TD1CNTL & 7 & 07 h & R \\
\hline Timer D1 Data High Byte & - & TD1DATAH & 8 & 08 h & RW \\
\hline Timer D1 Data Low Byte & - & TD1DATAL & 9 & 09 h & RW \\
\hline
\end{tabular}

Table 10. Set1, Bank0 Registers
\begin{tabular}{lllllc}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline A/D Converter Data High Byte & \(\underline{282}\) & ADDATAH & 208 & D0h & R \\
\hline A/D Converter Data Low Byte & \(\underline{282}\) & ADDATAL & 209 & D1h & R \\
\hline A/D Converter Control & \(\underline{281}\) & ADCON & 210 & D2h & RW \\
\hline Timer A Counter & - & TACNT & 224 & E0h & R \\
\hline Timer A Data & - & TADATA & 225 & E1h & RW \\
\hline Timer A Control & \(\underline{234}\) & TACON & 226 & E2h & RW \\
\hline Timer B Control & \(\underline{240}\) & TBCON & 227 & E3h & RW \\
\hline Timer B Data High Byte & - & TBDATAH & 228 & E4h & RW \\
\hline Timer B Data Low Byte & - & TBDATAL & 229 & E5h & RW \\
\hline Timer B Clock Selection & \(\underline{241}\) & TBCLKS & 230 & E6h & RW \\
\hline SIO Control & \(\underline{286}\) & SIOCON & 231 & E7h & RW \\
\hline SIO Data & - & SIODATA & 232 & E8h & RW \\
\hline SIO prescaler & \(\underline{287}\) & SIOPS & 233 & E9h & RW \\
\hline Timer C Counter & - & TCCNT & 234 & EAh & R \\
\hline Timer C Data & - & TCDATA & 235 & EBh & RW \\
\hline Timer C Control & \(\underline{248}\) & TCCON & 236 & ECh & RW \\
\hline STOP Control & \(\underline{192}\) & STPCON & 237 & EDh & RW \\
\hline UART 0 Control High Byte & \(\underline{291}\) & UART0CONH & 238 & EEh & RW \\
\hline UART 0 Control Low Byte & \(\underline{294}\) & UART0CONL & 239 & EFh & RW \\
\hline UART 0 Data & \(\underline{295}\) & UDATA0 & 240 & F0h & RW \\
\hline UART 0 Baud Rate Data & \(\underline{308}\) & BRDATA0 & 241 & F1h & RW \\
\hline UART 1 Control High Byte & UART1CONH & 242 & F2h & RW \\
\hline UART 1 Control Low Byte & UART1CONL & 243 & F3h & RW \\
\hline
\end{tabular}

58

Table 10. Set1, Bank0 Registers (Continued)
\begin{tabular}{llllll}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline UART 1 Data & \(\underline{311}\) & UDATA1 & 244 & F4h & RW \\
\hline UART 1 Baud Rate Data & \(\underline{311}\) & BRDATA1 & 245 & F5h & RW \\
\hline \begin{tabular}{l} 
Flash Memory Sector Address High \\
Byte
\end{tabular} & \(\underline{337}\) & FMSECH & 246 & F6h & RW \\
\hline \begin{tabular}{lllll} 
Flash Memory Sector Address Low \\
Byte
\end{tabular} & \(\underline{338}\) & FMSECL & 247 & F7h & RW \\
\hline Flash Memory User Programming & \(\underline{336}\) & FMUSR & 248 & F8h & RW \\
\begin{tabular}{lllll} 
Enable
\end{tabular} & \(\underline{335}\) & FMCON & 249 & F9h & RW \\
\hline Flash Memory Control & \(\underline{191}\) & OSCCON & 250 & FAh & RW \\
\hline Oscillator Control & \(\underline{76}\) & INTPND & 251 & FBh & RW \\
\hline Interrupt Pending & - & BTCNT & 253 & FDh & R \\
\hline Location FCH is not mapped. & & & & & \\
\hline Basic Timer Counter & \(\underline{73}\) & IPR & 255 & FFh & RW \\
\hline Location FEH is not mapped. & & & & \\
\hline Interrupt Priority & & & & & \\
\hline
\end{tabular}

Table 11. Set1, Bank1 Registers
\begin{tabular}{llllll}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline Port 0 Control & \(\underline{205}\) & P0CON & 208 & DOh & RW \\
\hline Port 0 Pull-up Resistor Enable & \(\underline{206}\) & POPUR & 209 & D1h & RW \\
\hline Port 1 n-Channel Open-Drain Mode & \(\underline{213}\) & PNE1 & 210 & D2h & RW \\
\hline Port 1 Control High Byte & \(\underline{208}\) & P1CONH & 224 & E0h & RW \\
\hline Port 1 Control Low Byte & \(\underline{209}\) & P1CONL & 225 & E1h & RW \\
\hline Port 1 Pull-up Resistor Enable & \(\underline{212}\) & P1PUR & 226 & E2h & RW \\
\hline Port 1 Interrupt Control & \(\underline{210}\) & P1INT & 227 & E3h & RW \\
\hline Port 1 Interrupt Pending & \(\underline{211}\) & P1PND & 228 & E4h & RW \\
\hline Port 2 n-Channel Open-Drain Mode & \(\underline{217}\) & PNE2 & 229 & E5h & RW \\
\hline Port 2 Control High Byte & \(\underline{214}\) & P2CONH & 230 & E6h & RW \\
\hline Port 2 Control Low Byte & \(\underline{215}\) & P2CONL & 231 & E7h & RW \\
\hline Port 2 Pull-up Resistor Enable & \(\underline{216}\) & P2PUR & 232 & E8h & RW \\
\hline Port 3 n-Channel Open-Drain Mode & \(\underline{223}\) & PNE3 & 233 & E9h & RW \\
\hline Port 3 Control High Byte & \(\underline{219}\) & P3CONH & 234 & EAh & RW \\
\hline Port 3 Control (Mid Byte) & \(\underline{220}\) & P3CONM & 235 & EBh & RW \\
\hline
\end{tabular}

Table 11. Set1, Bank1 Registers (Continued)
\begin{tabular}{llllll}
\hline Register Name & Page \# & Mnemonic & Decimal & Hex & R/W \\
\hline Port 3 Control Low Byte & \(\underline{221}\) & P3CONL & 236 & ECh & RW \\
\hline Port 3 Pull-up Resistor Enable & \(\underline{222}\) & P3PUR & 237 & EDh & RW \\
\hline Port 4 Control High Byte & \(\underline{224}\) & P4CONH & 238 & EEh & RW \\
\hline Port 4 Control Low Byte & \(\underline{225}\) & P4CONL & 239 & EFh & RW \\
\hline Port 0 Data & - & P0 & 240 & F0h & RW \\
\hline Port 1 Data & - & P1 & 241 & F1h & RW \\
\hline Port 2 Data & - & P2 & 242 & F2h & RW \\
\hline Port 3 Data & - & P3 & 243 & F3h & RW \\
\hline Port 4 Data & - & P4 & 244 & F4h & RW \\
\hline Port 4 Pull-up Resistor Enable & \(\underline{228}\) & P4PUR & 245 & F5h & RW \\
\hline Port 4 Interrupt Control & \(\underline{226}\) & P4INT & 246 & F6h & RW \\
\hline Port 4 Interrupt Pending & \(\underline{227}\) & P4PND & 247 & F7h & RW \\
\hline Pattern Generation Control & \(\underline{324}\) & PGCON & 248 & F8h & RW \\
\hline Pattern Generation Data & - & PGDATA & 249 & F9h & RW \\
\hline LCD Control & \(\underline{266}\) & LCON & 250 & FAh & RW \\
\hline PWM Control & \(\underline{330}\) & PWMCON & 251 & FBh & RW \\
\hline PWM Data High Byte & - & PWMDATAH & 252 & FCh & RW \\
\hline PWM Data Low Byte & - & PWMDATAL & 253 & FDh & RW \\
\hline Watch Timer Control & \(\underline{265}\) & WTCON & 254 & FEh & RW \\
\hline
\end{tabular}

Location FFh is not mapped.

\section*{Chapter 5. Interrupt Structure}

The S3F8 Series interrupt structure has three basic components: levels, vectors, and sources. The SAM88 RC CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

\subsection*{5.1. Levels}

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0-IRQ7, also called Level 0 -Level 7 . Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3F8S5A MCU's interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels; they are simply identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the Interrupt Priority (IPR) Register. Interrupt group and subgroup logic controlled by IPR Register settings lets you define more complex priority relationships between different levels.

\subsection*{5.2. Vectors}

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128. (The actual number of vectors used for S3F8 Series devices is always much smaller.) If an interrupt level has more than one vector address, the vector priorities are set in hardware. The S3F8S5A MCU uses 22 vectors.

\subsection*{5.3. Sources}

A source is any peripheral that generates an interrupt. For example, a source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3F8S5A MCU's interrupt structure, there are 22 possible interrupt sources.

When a service routine starts, the respective pending bit is either cleared automatically by hardware or must be cleared manually by program software. The characteristics of the source's pending mechanism determine which method is used to clear its respective pending bit.

\subsection*{5.4. Interrupt Types}

The three components of the S3F8 Series interrupt structure described previously - levels, vectors, and sources - are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1,2, and 3. These three types differ in the number of vectors and interrupt sources assigned to each level, as follows.
- Type 1: 1 level (IRQn)+1 vector (V1)+one source (S1)
- Type 2: 1 level (IRQn)+1 vector (V1)+multiple sources (S1-Sn)
- Type 3: 1 level (IRQn)+multiple vectors \((\mathrm{V} 1-\mathrm{Vn})+\) nultiple sources \((\mathrm{S} 1-\mathrm{Sn}, \mathrm{Sn}+1-\mathrm{Sn}+\mathrm{m})\)

In the S3F8S5A microcontroller, all three interrupt types are implemented; see Figure 43.


Figure 43. S3F8 Series Interrupt Types

Note: In Figure 43, the number of Sn and Vn values is expandable. In the S3F8S5A implementation, interrupt types 1 and 3 are used.

\subsection*{5.5. S3F8S5A Interrupt Structure}

The S3F8S5A microcontroller supports 22 interrupt sources. All 2 of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 44.

When multiple interrupt levels are active, the Interrupt Priority (IPR) Register determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).
When the CPU grants an interrupt request, interrupt processing starts: All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8 -bit value to concatenate the full 16 -bit address) and the service routine is executed.


Figure 44. S3F8S5A Interrupt Structure

Notes: 1. In Figure 44, within a given interrupt level, the low vector address has high priority. For example, within the IRQ0 level, CEh has higher priority than DOh. Priorities within each level are set at the factory.
2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting.

\subsection*{5.6. Interrupt Vector Addresses}

All interrupt vector addresses for the S3F8S5A interrupt structure are stored in the vector address area of the internal 48KB ROM, 0h-BFFFh; see Figure 45.


Figure 45. ROM Vector Address Area

Allocate unused locations in the vector address area as normal program memory. However, be careful not to overwrite any of the stored vector addresses, which are listed in Table 12.

Table 12. S3F8S5A Interrupt Vectors
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Vector Address} & \multirow[b]{2}{*}{Interrupt Source} & \multicolumn{2}{|c|}{Request} & \multicolumn{2}{|l|}{Reset/Clear} \\
\hline Decimal Value & Hex Value & & Interrupt Level & Priority in Level & Hardware & Software \\
\hline 256 & 100h & Basic Timer overflow & RESET & - & \(\checkmark\) & \\
\hline 206 & CEh & Timer A match/capture & IRQ0 & 0 & \(\checkmark\) & \(\checkmark\) \\
\hline 208 & DOh & Timer A overflow & - & 1 & \(\checkmark\) & \(\checkmark\) \\
\hline 210 & D2h & Timer B match & IRQ1 & - & \(\checkmark\) & \\
\hline 212 & D4h & Timer C match/overflow & IRQ2 & 0 & \(\checkmark\) & \(\checkmark\) \\
\hline 214 & D6h & 10-bit PWM overflow & - & 1 & \(\checkmark\) & \(\checkmark\) \\
\hline 216 & D8h & Timer D0 match/capture & IRQ3 & 0 & \(\checkmark\) & \(\checkmark\) \\
\hline 218 & DAh & Timer D0 overflow & - & 1 & \(\checkmark\) & \(\checkmark\) \\
\hline 220 & DCh & Timer D1 match/capture & - & 2 & \(\checkmark\) & \(\checkmark\) \\
\hline 222 & DEh & Timer D1 overflow & - & 3 & \(\checkmark\) & \(\checkmark\) \\
\hline 228 & E4h & SIO interrupt & IRQ4 & 0 & - & \(\checkmark\) \\
\hline 230 & E6h & Watch timer overflow & - & 1 & - & \(\checkmark\) \\
\hline 232 & E8h & UART 0 data transmit & IRQ5 & 0 & - & \(\checkmark\) \\
\hline 234 & EAh & UART 0 data receive & - & 1 & - & \(\checkmark\) \\
\hline 236 & ECh & UART 1 data transmit & - & 2 & - & \(\checkmark\) \\
\hline 238 & EEh & UART 1 data receive & - & 3 & - & \(\checkmark\) \\
\hline 240 & FOh & P1.0 external interrupt & IRQ6 & 0 & - & \(\checkmark\) \\
\hline 242 & F2h & P1.1 external interrupt & - & 1 & - & \(\checkmark\) \\
\hline 244 & F4h & P1.2 external interrupt & - & 2 & - & \(\checkmark\) \\
\hline 246 & F6h & P1.3 external interrupt & - & 3 & - & \(\checkmark\) \\
\hline 248 & F8h & P4.0 external interrupt & IRQ7 & 0 & - & \(\checkmark\) \\
\hline 250 & FAh & P4.1 external interrupt & - & 1 & - & \(\checkmark\) \\
\hline 252 & FCh & P4.2 external interrupt & - & 2 & - & \(\checkmark\) \\
\hline 254 & FEh & P4.3 external interrupt & - & 3 & - & \(\checkmark\) \\
\hline
\end{tabular}

Note: Interrupt priorities are identified in inverse order: 0 is the highest priority, 1 is the next highest priority, etc. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over an interrupt with a higher vector address. Priorities within a given level are fixed in hardware.

\subsection*{5.7. Enable/Disable Interrupt Instructions}

Executing the Enable Interrupt (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur, and according to the established priorities.

\section*{Note: The system initialization routine that is executed following a reset must always contain an EI instruction to globally enable the interrupt structure.}

During normal operation, the Disable Interrupt (DI) instruction can be executed at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM Register.

\subsection*{5.8. System-Level Interrupt Control Registers}

In addition to the control registers for specific interrupt sources, the following four sys-tem-level registers control interrupt processing.
- The Interrupt Mask (IMR) Register enables (unmasks) or disables (masks) interrupt levels
- The Interrupt Priority (IPR) Register controls the relative priorities of interrupt levels
- The Interrupt Request (IRQ) Register contains interrupt pending flags for each interrupt level (as opposed to each interrupt source)
- The System Mode (SYM) Register enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented)

A summary of these interrupt control registers is provided in Table 13.
Table 13. Interrupt Control Register Overview
\begin{tabular}{|c|c|c|c|}
\hline Control Register & Mnemonic & R/W & Function Description \\
\hline Interrupt Mask Register & IMR & R/W & Bit settings in the IMR Register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0-IRQ7. \\
\hline Interrupt Priority Register & IPR & R/W & Controls the relative processing priorities of the interrupt levels. The eight levels of the S3F8S5A MCU are organized into three groups: \(A, B\) and \(C\). Group \(A\) is \(I R Q 0\) and \(I R Q 1\), group \(B\) is \(\operatorname{IRQ2}\), IRQ3, \(\operatorname{IRQ4}\) and group \(C\) is \(\operatorname{IRQ5}, \operatorname{IRQ6}\) and \(\operatorname{IRQ} 7\). \\
\hline \multicolumn{4}{|l|}{Note: Before an IMR Register value is changed, all interrupts must be disabled; Zilog recommends the DI instruction.} \\
\hline
\end{tabular}

Table 13. Interrupt Control Register Overview (Continued)
\begin{tabular}{lccl}
\hline \begin{tabular}{l} 
Control \\
Register
\end{tabular} & Mnemonic & R/W & Function Description \\
\hline Interrupt & IRQ & R & \begin{tabular}{l} 
This register contains a request pending bit for each interrupt \\
level.
\end{tabular} \\
\begin{tabular}{lccl} 
Request \\
Register
\end{tabular} & RYM & \begin{tabular}{l} 
A dynamic global interrupt processing enables/disables, fast \\
interrupt processing, and external interface control (an external \\
memory interface is not implemented in the S3F8S5A \\
microcontroller).
\end{tabular} \\
\hline \begin{tabular}{l} 
System Mode \\
Register
\end{tabular} & SYM
\end{tabular}

Note: Before an IMR Register value is changed, all interrupts must be disabled; Zilog recommends the DI instruction.

\subsection*{5.9. Interrupt Processing Control Points}

Interrupt processing can be controlled in either of two ways: either globally or by a specific interrupt level and source. The system-level control points in the interrupt structure are:
- Global interrupt enable and disable by EI and DI instructions or by a direct manipulation of SYM. 0
- Interrupt-level enable/disable settings (IMR Register)
- Interrupt-level priority settings (IPR Register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

Figure 46 diagrams the functions of these combined interrupt processes.


Figure 46. Interrupt Function Diagram

Note: When writing the part of your application that handles the processing of interrupts, be sure to include the necessary register file address (register pointer) information.

\subsection*{5.10. Peripheral Interrupt Control Registers}

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by that peripheral; see Table 14.

Table 14. Vectored Interrupt Source Control and Data Registers*
\begin{tabular}{|c|c|c|c|}
\hline Interrupt Source & Interrupt Level & Register(s) & Location(s) in Set1 \\
\hline \multirow[t]{3}{*}{Timer A match/capture Timer A overflow} & \multirow[t]{3}{*}{IRQ0} & TACON & E2h, Bank0 \\
\hline & & TACNT & EOh, Bank0 \\
\hline & & TADATA & E1h, Bank0 \\
\hline \multirow[t]{4}{*}{Timer B match} & \multirow[t]{4}{*}{IRQ1} & TBCON & E3h, Bank0 \\
\hline & & TBCLKS & E6h, Bank0 \\
\hline & & TBDATAH & E4h, Bank0 \\
\hline & & TBDATAL & E5h, Bank0 \\
\hline \multirow[t]{6}{*}{Timer C match/overflow 10-bit PWM overflow} & \multirow[t]{6}{*}{IRQ2} & TCCON & ECh, Bank0 \\
\hline & & TCCNT & EAh, Bank0 \\
\hline & & TCDATA & EBh, Bank0 \\
\hline & & PWMCON & FBh, Bank1 \\
\hline & & PWMDATAH & FCh, Bank1 \\
\hline & & PWMDATAL & FDh, Bank1 \\
\hline \multirow[t]{10}{*}{\begin{tabular}{l}
Timer D0 match/capture \\
Timer D0 overflow \\
Timer D1 match/capture \\
Timer D1 overflow
\end{tabular}} & \multirow[t]{10}{*}{IRQ3} & TDOCON & 01h, Page 4 \\
\hline & & TDOCNTH & 02h, Page 4 \\
\hline & & TD0CNTL & 03h, Page 4 \\
\hline & & TDODATAH & 04h, Page 4 \\
\hline & & TDODATAL & 05h, Page 4 \\
\hline & & TD1CON & OAh, Page 4 \\
\hline & & TD1CNTH & 06h, Page 4 \\
\hline & & TD1CNTL & 07h, Page 4 \\
\hline & & TD1DATAH & 08h, Page 4 \\
\hline & & TD1DATAL & 09h, Page 4 \\
\hline SIO interrupt & \multirow[t]{4}{*}{IRQ4} & SIOCON & E7h, Bank0 \\
\hline \multirow[t]{3}{*}{Watch timer overflow} & & SIODATA & E8h, Bank0 \\
\hline & & SIOPS & E9h, Bank0 \\
\hline & & WTCON & FEh, Bank1 \\
\hline UART 0 data transmit & \multirow[t]{6}{*}{IRQ5} & UARTOCONH & EEh, Bank0 \\
\hline UART 0 data receive & & UARTOCONL & EFh, Bank0 \\
\hline UART 1 data transmit & & UDATA0, BRDATA0 & F0h, F1h, Bank0 \\
\hline \multirow[t]{3}{*}{UART 1 data receive} & & UART1CONH & F2h, Bank0 \\
\hline & & UART1CONL & F3h, Bank0 \\
\hline & & UDATA1, BRDATA1 & F4h, F5h, Bank0 \\
\hline
\end{tabular}

Note: *If an interrupt is unmasked (i.e., at an enable interrupt level) in the IMR Register, the pending bit and enable bit of the interrupt should be written after a DI instruction is executed.

Table 14. Vectored Interrupt Source Control and Data Registers* (Continued)
\begin{tabular}{llll}
\hline Interrupt Source & Interrupt Level & Register(s) & Location(s) in Set1 \\
\hline P1.0 external interrupt & IRQ6 & P1CONL & E1h, Bank1 \\
P1.1 external interrupt & & P1INT & E3h, Bank1 \\
P1.2 external interrupt & & P1PND & E4h, Bank1 \\
P1.3 external interrupt & & & \\
\hline P4.0 external interrupt & IRQ7 & P4CONL & EFh, Bank1 \\
P4.1 external interrupt & & P4INT & F6h, Bank1 \\
P4.2 external interrupt & & F4PND & \\
P4.3 external interrupt & & \\
\hline Note: *If an interrupt is unmasked (i.e., at an enable interrupt level) in the IMR Register, the pending bit and \\
enable bit of the interrupt should be written after a DI instruction is executed. \\
\hline
\end{tabular}

\subsection*{5.11. System Mode Register}

The System Mode (SYM) Register (DEh, Set1; see Table 15) is used to globally enable and disable interrupt processing and to control fast interrupt processing.
A reset clears SYM. 1 and SYM. 0 to 0 . The 3-bit value, SYM.4-SYM.2, is for fast interrupt level selection and undetermined values after reset.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM Register. An Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation to enable interrupt processing. Although you can manipulate SYM. 0 directly to enable and disable interrupts during normal operation, Zilog recommends using the EI and DI instructions for this purpose.

Notes: 1. For fast interrupt processing, select only one interrupt level at a time.
2. Setting SYM. 1 to 1 enables fast interrupt processing for the interrupt level currently selected by SYM.2-SYM.4.
3. Following a reset, enable global interrupt processing by executing an EI instruction instead of writing a 1 to SYM.0).

Table 15. System Mode Register (SYM; Set1)


\subsection*{5.12. Interrupt Mask Register}

The Interrupt Mask (IMR) Register (DDh, Set1; see Table 16) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine. Before changing values in the IMR Register, first disable all interrupts with the DI instruction.

Table 16. Interrupt Mask Register (IMR; Set1)


Note: When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, etc. When the IMR bit of an interrupt level is cleared to 0 , interrupt processing for that level is disabled (masked). When setting a level's IMRbit to 1 , interrupt processing for the bvel is enabled (not masked).

The IMR Register is mapped to register location DDh in Setland Bank0. Bit values can be read and written by instructions using the Register Addressing Mode.

Note: Before the IMR Register is changed to any value, all interrupts must be disabled; Zilog recommends using the DI instruction.

\subsection*{5.13. Interrupt Priority Register}

The interrupt priority register, IPR (FFh, Set1, Bank0; see Table 17), is used to set the relative priorities of the interrupt levels used in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.
When more than one interrupt source is active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has priority; this priority is fixed in hardware.

To support programming of the relative interrupt level priorities, interrupts are organized into groups and subgroups by the interrupt logic. These groups and subgroups are used only by IPR logic for the IPR Register priority definitions, as listed below and shown in Figure 47.
- Group A: IRQ0, IRQ1
- Group B: IRQ2, IRQ3, IRQ4
- Group C: IRQ5, IRQ6, IRQ7


Figure 47. Interrupt Request Priority Groups

Table 17. Interrupt Priority Register (IPR; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & x & x & x & x & x & x & x & x \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7, 4, 1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Priority Control Bits for Interrupt Groups A, B, and C \\
000: Group priority undefined \\
001: \(B>C>A\). \\
010: \(\mathrm{A}>\mathrm{B}>\mathrm{C}\). \\
011: \(B>A>C\). \\
100: \(C>A>B\). \\
101: \(C>B>A\). \\
110: \(A>C>B\). \\
111: Group priority undefined.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Interrupt Subgroup C Priority Control Bit \\
0: IRQ6 > IRQ7. \\
1: IRQ7 > IRQ6.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Interrupt Group C Priority Control Bit \\
0 : \(\operatorname{IRQ} 5>(\mathrm{IRQ6}, \mathrm{IRQ} 7)\). \\
1: (IRQ6, IRQ7) > IRQ5.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Interrupt Subgroup B Priority Control Bit* \\
\(0: \mathrm{IRQ} 3>\mathrm{IRQ4}\). \\
1: \(\operatorname{IRQ} 4>\operatorname{IRQ} 3\).
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Interrupt Group B Priority Control Bit* \\
0 : IRQ2 > (IRQ3, IRQ4). \\
1: (IRQ3, IRQ4) > IRQ2.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Interrupt Group A Priority Control Bit \\
0 : \(\operatorname{IRQ} 0>\operatorname{IRQ1}\). \\
1: \(\operatorname{RRQ} 1>\operatorname{RQQ} 0\).
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: Interrupt group A: IRQ0, IRQ1. Interrupt group B: IRQ2, IRQ3, IRQ4. Interrupt group C: IRQ5, IRQ6, IRQ7.} \\
\hline
\end{tabular}

In the Interrupt Priority Register, IPR.7, IPR.4, and IPR. 1 control the relative priority of interrupt groups A, B, and C. For example, a setting of 001 b for these bits would select the group relationship \(\mathrm{B}>\mathrm{C}>\mathrm{A}\); a setting of 101 b would select the relationship \(\mathrm{C}>\mathrm{B}>\) A.

The functions of the other IPR bit settings are:
- IPR. 5 controls the relative priorities of group C interrupts.
- Interrupt Group C includes a subgroup to provide an additional priority relationship among the interrupt levels 5, 6, and 7. IPR. 6 defines the Subgroup C relationship, and IPR. 5 controls interrupt Group C.
- IPR. 0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.

\subsection*{5.14. Interrupt Request Register}

Bit values in the Interrupt Request (IRQ) Register (DCh, Set1; see Table 18) can be polled to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, etc. A 0 indicates that no interrupt request is currently being issued for that level; a 1 indicates that an interrupt request has been generated for that level.

IRQ bit values are read only-addressable using Register Addressing Mode. The contents of the IRQ Register can be read (tested) at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to 0 .

IRQ Register values can be polled even if a D instruction has been executed (i.e., if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ Register. In this way, you can determine which events occurred while the interrupt structure is globally disabled.

Table 18. Interrupt Request Register (IPQ; Set1)

\begin{tabular}{|c|c|}
\hline Bit & Description (Continued) \\
\hline [5] & \begin{tabular}{l}
Level 5 (IRQ5) Request Pending Bit; UARTO/1 Transmit, UARTO/1 Receive \\
0 : Not pending. \\
1 : Pending.
\end{tabular} \\
\hline [4] & \begin{tabular}{l}
Level 4 (IRQ4) Request Pending Bit; Watch Timer, SIO \\
0 : Not pending. \\
1 : Pending.
\end{tabular} \\
\hline [3] & \begin{tabular}{l}
Level 3 (IRQ3) Request Pending Bit; Timer Do/1 Match/Capture or Overflow \\
0 : Not pending. \\
1: Pending.
\end{tabular} \\
\hline [2] & \begin{tabular}{l}
Level 2 (IRQ2) Request Pending Bit; Timer C Match/Overflow, 10-bit PWM Overflow Interrupt \\
0 : Not pending. \\
1: Pending.
\end{tabular} \\
\hline [1] & \begin{tabular}{l}
Level 1 (IRQ1) Request Pending Bit; Timer B Match \\
0 : Not pending. \\
1: Pending.
\end{tabular} \\
\hline [0] & \begin{tabular}{l}
Level 0 (IRQ0) Request Pending Bit; Timer A Match/Capture or Overflow \\
0 : Not pending. \\
1 : Pending.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{5.15. Interrupt Pending Function Types}

There are two types of interrupt pending bits: One type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other type must be cleared by the interrupt service routine.

\subsection*{5.15.1. Pending Bits Cleared Automatically by Hardware}

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to 1 when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to 0 . This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3F8S5A MCU's interrupt structure, the Timer A overflow interrupt (IRQ0), the Timer B match interrupt (IRQ1), the Timer C overflow interrupt (IRQ2), and the Timer D0/D1 overflow interrupt (IRQ3) belong to this category of interrupts in which a pending condition is cleared automatically by hardware.

\subsection*{5.15.2. Pending Bits Cleared by the Service Routine}

The second type of pending bit must be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs; i.e., a 0 must be written to the corresponding pending bit location in the source's mode or control register.
In the following examples, a load instruction should be used to clear an interrupt pending bit.

\section*{Example 1}

SB1
LD P03PND, \#11111011b ; Clear P3.5's interrupt pending bit
-
-
-
IRET
Example 2
SB0
LD INTPND, \#11111101b ; Clear Timer A match/capture ; interrupt pending bit
-
-
-
IRET
The contents of the Interrupt Pending (INTPND) Register are described in Table 19. Before changing values in the IMR Register, first disable all interrupts with the DI instruction.

Table 19. Interrupt Pending Register (INTPND; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Watch Timer Interrupt Pending Bit \\
0 : No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular}} \\
\hline [6] & Reser & & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline [5] & \begin{tabular}{l} 
Timer D1 Match/Capture Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
\hline [4] & \begin{tabular}{l} 
Timer D1 Overflow Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
\hline [3] & \begin{tabular}{l} 
Timer D0 Match/Capture Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
\hline [2] & \begin{tabular}{l} 
Timer D0 Overflow Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
\hline [1] & \begin{tabular}{l} 
Timer A Match/Capture Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
\hline [0] & \begin{tabular}{l} 
Timer A Overflow Interrupt Pending Bit \\
0: No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular} \\
&
\end{tabular}

\subsection*{5.16. Interrupt Source Polling Sequence}

Interrupt request polling and servicing occurs via the following sequence:
1. A source generates an interrupt request by setting the interrupt request bit to 1 .
2. The CPU polling procedure identifies a pending condition for that source.
3. The CPU checks the interrupt level of the source.
4. The CPU generates an interrupt acknowledge signal.
5. Interrupt logic determines the interrupt's vector address.
6. The service routine starts and the source's pending bit is cleared to 0 (by hardware or by software).
7. The CPU continues polling for interrupt requests.

\subsection*{5.16.1. Interrupt Service Routines}

Before an interrupt request can be serviced, the following conditions must be met:
- Interrupt processing must be globally enabled (i.e., EI, SYM. \(0=1\) )
- The interrupt level must be enabled (IMR Register)
- The interrupt level must have the highest priority if more than one level is currently requesting service
- The interrupt must be enabled at the interrupt's source (i.e., the Peripheral Control Register)

When all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:
1. Reset (clear to 0 ) the interrupt enable bit in the SYM Register (SYM.0) to disable all subsequent interrupts.
2. Save the program counter (PC) and status flags to the system stack.
3. Branch to the interrupt vector to fetch the address of the service routine.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). This IRET restores the PC and status flags and sets SYM. 0 to 1, allowing the CPU to process the next interrupt request.

\subsection*{5.16.2. Generating Interrupt Vector Addresses}

The interrupt vector area in ROM ( \(00 \mathrm{~h}-\mathrm{FFh}\) ) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing observes the following sequence:
1. Push the program counter's low-byte value to the stack.
2. Push the program counter's high-byte value to the stack.
3. Push the Flags Register values to the stack.
4. Fetch the service routine's high-byte address from the vector location.
5. Fetch the service routine's low-byte address from the vector location.
6. Branch to the service routine specified by the concatenated 16 -bit vector address.

Note: A 16-bit vector address always begins at an even-numbered ROM address within the range \(00 \mathrm{~h}-\mathrm{FFh}\).

\subsection*{5.16.3. Nesting of Vectored Interrupts}

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced, as shown in the following sequence.
1. Push the current 8 -bit Interrupt Mask (IMR) Register value to the stack (PUSH IMR).
2. Load the IMR Register with a new mask value that enables only the higher-priority interrupt.
3. Execute an EI instruction to enable interrupt processing (a higher-priority interrupt will be processed if it occurs).
4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
5. Execute an IRET.

Depending on the application, the above procedure can be simplified to some extent.

\subsection*{5.16.4. Instruction Pointer}

The Instruction Pointer (IP) is used by all S3F8 Series microcontrollers to control the optional high-speed interrupt processing feature called fast interrupts. The IP consists of register pair DAh and DBh. The IP Register names are IPH (high byte, IP15-IP8) and IPL (low byte, IP7-IP0).

The contents of the Instruction Pointer High Byte (IPH) and Instruction Pointer Low Byte (IPL) registers are described in Tables 20 and 21.

Table 20. Instruction Pointer High Byte Register (IPH; Set1)
\begin{tabular}{lllllllll}
\hline Bit & \(\mathbf{7}\) & \(\mathbf{6}\) & \(\mathbf{5}\) & \(\mathbf{4}\) & \(\mathbf{3}\) & \(\mathbf{2}\) & \(\mathbf{1}\) & \(\mathbf{0}\) \\
\hline Reset & x & x & x & x & x & x & x & x \\
\hline R/W & & & & R/W & & & & \\
\hline Address & & & DAh \\
\hline Mode & & Register Addressing Mode only \\
\hline Note: \(\mathrm{R}=\) read only; R/W = read/write.
\end{tabular}

Table 21. Instruction Pointer Low Byte Register (IPL; Set1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & x & x & x & x & x & x & X & x \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{DBh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Instruction Pointer Address (Low Byte) \\
The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7-IP0). The upper byte of the IP address is located in the IPH Register (DAh).
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{5.16.5. Fast Interrupt Processing}

This feature lets you specify that an interrupt within a given level be completed in approximately six clock cycles instead of the usual 22 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4-SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM. 1 to 1.

Two other system registers support fast interrupts processing:
- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the Flags Register are stored in an unmapped, dedicated register called Flags' (a.k.a. Flags prime).

Note: For the S3F8S5A microcontroller, the service routine for any one of the eight interrupt levels: IRQ0-IRQ7, can be selected for fast interrupt processing.

\subsection*{5.16.6. Procedure for Initiating Fast Interrupts}

To initiate fast interrupt processing, follow these steps:
1. Load the start address of the service routine into the instruction pointer (IP).
2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4-SYM.2).
3. Write a 1 to the fast interrupt enable bit in the SYM Register.

\subsection*{5.16.7. Fast Interrupt Service Routine}

When an interrupt occurs in the level selected for fast interrupt processing, the following sequence of events occur:
1. The contents of the instruction pointer and the PC are swapped.
2. The Flags Register values are written to the Flags' (a.k.a. Flags prime) Register.
3. The fast interrupt status bit in the Flags Register is set.
4. The interrupt is serviced.
5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
6. The content of Flags' is automatically copied back to the Flags Register.
7. The fast interrupt status bit in Flags is cleared automatically.

\subsection*{5.16.8. Relationship to Interrupt Pending Bit Types}

As described previously, there are two types of interrupt pending bits; one is automatically cleared by hardware after the interrupt service routine is acknowledged and executed, and the other must be cleared by the application software's interrupt service routine. Fast interrupt processing can be selected for interrupts with either type of pending condition clear function - hardware or software.

\subsection*{5.17. Programming Guidelines}

Be advised that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit (SYM.1) in the SYM Register. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.

82

\section*{Chapter 6. Instruction Set}

The SAM88 instruction set, which comprises 78 instructions, is specifically designed to support the large register files that are typical of most SAM88 microcontrollers.
The powerful data manipulation capabilities and features of the SAM88 instruction set include:
- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

\subsection*{6.1. Data Types}

The SAM88 CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 7 to 0 , where bit 0 is the least significant (right-most) bit.

\subsection*{6.2. Register Addressing}

To access an individual register, an 8-bit address in the range \(0-255\) or the 4 -bit address of a working register is specified. Paired registers can be used to construct 16-bit data or 16bit program memory or data memory addresses. To learn more about register addressing, see the Address Space chapter on page 19.

\subsection*{6.3. Addressing Modes}

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM) and Indirect (IA). To learn more about these addressing modes, see the Addressing Modes chapter on page 43.

\subsection*{6.4. Instruction Summary}

All instructions are summarized by type, operand, and description in Table 22.
Table 22. Instruction Group Summary
\begin{tabular}{lll}
\hline Mnemonic & Operands & Instruction \\
\hline Load Instructions & & \\
\hline CLR & dst & Clear \\
\hline LD & dst,src & Load \\
\hline LDB & dst,src & Load bit \\
\hline LDE & dst,src & Load external data memory \\
\hline LDC & dst,src & Load program memory \\
\hline LDED & dst,src & Load external data memory and decrement \\
\hline LDCD & dst,src & Load program memory and decrement \\
\hline LDEI & dst,src & Load external data memory and increment \\
\hline LDCI & dst,src & Load program memory and increment \\
\hline LDEPD & dst,src & Load external data memory with predecrement \\
\hline LDCPD & dst,src & Load program memory with predecrement \\
\hline LDEPI & dst,src & Load external data memory with preincrement \\
\hline LDCPI & dst,src & Load program memory with preincrement \\
\hline LDW & dst,src & Load word \\
\hline POP & dst,src & Pop from stack \\
\hline POPUD & dst,src & Pop user stack (decrementing) \\
\hline POPUI & src & Push to stack \\
\hline PUSH & dst,src & Push user stack (decrementing) \\
\hline PUSHUD & dst,src & Push user stack (incrementing) \\
\hline PUSHUI & dst,src & Divide \\
\hline Arithmetic Instructions & & \\
\hline ADC & dst,src & Add with carry \\
\hline ADD & dst,src & Add \\
\hline CP & dst & Dempare \\
\hline DA & dst & Decrement \\
\hline DEC & dst & Decrement word \\
\hline DECW & DIV &
\end{tabular}

\section*{Table 22. Instruction Group Summary (Continued)}
\begin{tabular}{lll}
\hline \multicolumn{3}{l}{ Arithmetic Instructions (continued) } \\
\hline INC & dst & Increment \\
\hline INCW & dst & Increment word \\
\hline MULT & dst,src & Multiply \\
\hline SBC & dst,src & Subtract with carry \\
\hline SUB & dst,src & Subtract \\
\hline Logic Instructions & & \\
\hline AND & dst,src & Logical AND \\
\hline COM & dst & Complement \\
\hline OR & dst,src & Logical OR \\
\hline XOR & dst,src & Logical exclusive OR \\
\hline Mnemonic & Operands & Instruction \\
\hline
\end{tabular}

\section*{Program Control Instructions}
\begin{tabular}{lll}
\hline BTJRF & dst,src & Bit test and jump relative on false \\
\hline BTJRT & dst,src & Bit test and jump relative on true \\
\hline CALL & dst & Call procedure \\
\hline CPIJE & dst,src & Compare, increment and jump on equal \\
\hline CPIJNE & dst,src & Compare, increment and jump on non-equal \\
\hline DJNZ & r,dst & Decrement register and jump on non-zero \\
\hline ENTER & Enter & \\
\hline EXIT & Exit & \\
\hline IRET & Interrupt return & \\
\hline JP & cc,dst & Jump on condition code \\
\hline JP & dst & Jump unconditional \\
\hline JR & cc,dst & Jump relative on condition code \\
\hline NEXT & & Next \\
\hline RET & & Return \\
\hline WFI & & Wait for interrupt \\
\hline
\end{tabular}

Bit Manipulation Instructions
\begin{tabular}{lll}
\hline BAND & dst,src & Bit AND \\
\hline BCP & dst,src & Bit compare \\
\hline BITC & dst & Bit complement \\
\hline BITR & dst & Bit reset \\
\hline BITS & dst & Bit set \\
\hline
\end{tabular}

\section*{Table 22. Instruction Group Summary (Continued)}

\section*{Bit Manipulation Instructions (continued)}
\begin{tabular}{lll}
\hline BOR & dst,src & Bit OR \\
\hline BXOR & \(d s t, s r c\) & Bit XOR \\
\hline TCM & dst,src & Test complement under mask \\
\hline TM & dst,src & Test under mask \\
\hline Rotate and Shift Instructions & \\
\hline RL & dst & Rotate left \\
\hline RLC & dst & Rotate left through carry \\
\hline RR & dst & Rotate right \\
\hline RRC & dst & Rotate right through carry \\
\hline SRA & \(d s t\) & Shift right arithmetic \\
\hline SWAP & \(d s t\) & Swap nibbles \\
\hline
\end{tabular}

\section*{CPU Control Instructions}
\begin{tabular}{ll}
\hline CCF & Complement carry flag \\
\hline DI & Disable interrupts \\
\hline EI & Enable interrupts \\
\hline IDLE & Enter Idle mode \\
\hline NOP & No operation \\
\hline RCF & Reset carry flag \\
\hline SB0 & Set Bank0 \\
\hline SB1 & Src \\
\hline SCF & Src \\
\hline SRP & Src
\end{tabular}

\subsection*{6.5. Flags Register}

The Flags (FLAGS) Register, shown in Table 23, contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.7-FLAGS.4, can be tested and used with conditional jump instructions; two others, FLAGS. 3 and FLAGS.2, are used for BCD arithmetic.

The Flags Register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether Bank0 or Bank1 is currently being addressed. The Flags Register can be set or reset by instructions as long as its outcome does not affect the flags (e.g., a Load instruction).

Logical and arithmetic instructions such as AND, OR, XOR, ADD, and SUB can affect the Flags Register. For example, the AND instruction updates the Zero, Sign, and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags Register as the destination, then simultaneously, two writes will occur to the Flags Register, thereby producing an unpredictable result.

Table 23. Flags Register (FLAGS; Set1)

\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([1]\) & \begin{tabular}{l} 
Fast Interrupt Status Flag Bit (FIS) \\
0: Interrupt return (IRET) in progress when read. \\
1: Fast interrupt service routine in progress when read.
\end{tabular} \\
\hline\(\left[\begin{array}{ll}\text { Bank Address Selection Flag Bit (BA) } \\
& \begin{array}{l}\text { 0: Bank0 is selected. } \\
\text { 1: Bank1 is selected. }\end{array} \\
\hline\end{array}\right.\) \\
\hline
\end{tabular}

Table 24 describes each of the flags managed by the Flags Register.
Table 24. Flag Descriptions
\begin{tabular}{|c|c|}
\hline Flag & Description \\
\hline C & \begin{tabular}{l}
Carry Flag (FLAGS.7) \\
The C flag is set to 1 if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.
\end{tabular} \\
\hline Z & \begin{tabular}{l}
Zero Flag (FLAGS.6) \\
For arithmetic and logic operations, the \(Z\) flag is set to 1 if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the \(Z\) flag is set to 1 if the result is logic 0 .
\end{tabular} \\
\hline S & \begin{tabular}{l}
Sign Flag (FLAGS.5) \\
Following the arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic 0 indicates a positive number and a logic 1 indicates a negative number.
\end{tabular} \\
\hline V & \begin{tabular}{l}
Overflow Flag (FLAGS.4) \\
The V flag is set to 1 when the result of a two's-complement operation is greater than +127 or less than -128 . It is also cleared to 0 following logic operations.
\end{tabular} \\
\hline D & \begin{tabular}{l}
Decimal Adjust Flag (FLAGS.3) \\
The DA bit is used to specify what type of instruction is executed last during BCD operations, so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and cannot be used as a test condition.
\end{tabular} \\
\hline H & \begin{tabular}{l}
Half-Carry Flag (FLAGS.2) \\
The H bit is set to 1 whenever an addition generates a carry-out of bit 3 , or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is seldom accessed directly by a program.
\end{tabular} \\
\hline
\end{tabular}

Table 24. Flag Descriptions (Continued)
\begin{tabular}{ll}
\hline Flag & Description \\
\hline FIS & \begin{tabular}{l} 
Fast Interrupt Status Flag (FLAGS.1) \\
The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt \\
servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed \\
when the IRET instruction is executed.
\end{tabular} \\
\hline BA & \begin{tabular}{l} 
Bank Address Flag (FLAGS.0) \\
The BA flag indicates which register bank in the Set1 area of the internal register file is currently \\
selected, Bank0 or Bank1. The BA flag is cleared to 0 (select Bank0) when you execute the SB0 \\
instruction and is set to 1 (select Bank1) when you execute the SB1 instruction.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{6.6. Instruction Set Notation}

Table 25 lists the conventions used for each of the flags managed by the Instruction Set. Symbols for the Instruction Set are listed in Table 26; conditions for these symbols are described in Table 27.

Table 25. Flag Notation Conventions
\begin{tabular}{ll}
\hline Flag & Description \\
\hline C & Carry flag. \\
\hline Z & Zero flag. \\
\hline S & Sign flag. \\
\hline V & Overflow flag. \\
\hline D & Decimal-adjust flag. \\
\hline H & Half-carry flag. \\
\hline 0 & Cleared to logic 0. \\
\hline 1 & Set to logic 1. \\
\hline\({ }_{\text {A }}\) & Set to cleared according to operation. \\
\hline- & Value is unaffected. \\
\hline X & Value is undefined. \\
\hline
\end{tabular}

Table 26. Instruction Set Symbols
\begin{tabular}{ll}
\hline Symbol & Description \\
\hline dst & Destination operand. \\
\hline src & Source operand. \\
\hline @ & Indirect register address prefix. \\
\hline
\end{tabular}

Table 26. Instruction Set Symbols (Continued)
\begin{tabular}{ll}
\hline Symbol & Description \\
\hline PC & Program counter. \\
\hline IP & Instruction pointer. \\
\hline FLAGS & Flags register (D5h). \\
\hline RP & Register pointer. \\
\hline\(\#\) & Immediate operand or register address prefix. \\
\hline H & Hexadecimal number suffix. \\
\hline D & Decimal number suffix. \\
\hline B & Binary number suffix. \\
\hline opc & Op code. \\
\hline
\end{tabular}

Table 27. Instruction Notation Conventions
\begin{tabular}{|c|c|c|}
\hline Notation & Description & Actual Operand Range \\
\hline cc & Condition code & See list of condition codes in Table 30 on page 93 \\
\hline r & Working register only & Rn ( \(\mathrm{n}=0-15\) ) \\
\hline rb & Bit (b) of working register & Rn.b ( \(\mathrm{n}=0-15, \mathrm{~b}=0-7\) ) \\
\hline r0 & Bit 0 (LSB) of working register & \(\operatorname{Rn}(\mathrm{n}=0-15)\) \\
\hline rr & Working register pair & \(\operatorname{RRp}(\mathrm{p}=0,2,4, . .14\) ) \\
\hline R & Register or working register & reg or Rn (reg = 0-255, \(\mathrm{n}=0-15\) ) \\
\hline Rb & Bit (b) of register or working register & reg.b (reg = 0-255, b = 0-7) \\
\hline RR & Register pair or working register pair & reg or \(R R p\) (reg \(=0-254\), even number only, in which \(\mathrm{p}=0,2, . .14\) ) \\
\hline IA & Indirect Addressing Mode & addr (addr \(=0-254\), even number only) \\
\hline Ir & Indirect working register only & @Rn ( \(\mathrm{n}=0-15\) ) \\
\hline IR & Indirect register or indirect working register & @Rn or @reg (reg = 0-255, n=0-15) \\
\hline Irr & Indirect working register pair only & @RRp (p = 0, 2, .., 14) \\
\hline IRR & Indirect register pair or indirect working register pair & @RRp or @reg (reg = 0-254, even only, in which p
\[
=0,2, . ., 14)
\] \\
\hline X & Indexed Addressing Mode & \#reg [Rn] (reg = 0-255, n = 0-15) \\
\hline XS & Indexed (Short Offset) Addressing Mode & \#addr [RRp] (addr = range -128 to +127 , in which \(p=0,2, . ., 14\) ) \\
\hline x & Indexed (Long Offset) Addressing Mode & \[
\begin{aligned}
& \text { \#addr [RRp] (addr = range 0-65535, in which } p= \\
& 0,2, . ., 14)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 27. Instruction Notation Conventions (Continued)
\begin{tabular}{lll}
\hline Notation & Description & Actual Operand Range \\
\hline da & Direct Addressing Mode & addr (addr = range 0-65535) \\
\hline ra & Relative Addressing Mode & \begin{tabular}{l} 
addr (addr = number in the range +127 to -128 \\
that is an offset relative to the address of the next \\
instruction)
\end{tabular} \\
\hline im & Immediate Addressing Mode & \#data (data = 0-255) \\
\hline iml & Immediate (Long) Addressing Mode & \#data (data = range 0-65535) \\
\hline
\end{tabular}

\section*{Chapter 7. Op Code Maps}

Tables 28 and 29 provide quick reference op code maps to addresses \(0-7\) and \(8-\mathrm{F}\), respectively.

Table 28. Op Code Quick Reference (0-7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{Op Code Map} \\
\hline \multicolumn{10}{|c|}{Lower Nibble (Hex)} \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \multirow{16}{*}{Upper Nibble (Hex)} & 0 & \[
\begin{gathered}
\hline \text { DEC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { DEC } \\
\text { IR1 }
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { ADD } \\
& \mathrm{r} 1, \mathrm{r} 2
\end{aligned}
\] & \[
\begin{gathered}
\hline \text { ADD } \\
\text { r1, Ir2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { ADD } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { ADD } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { ADD } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{gathered}
\text { BOR } \\
\text { r0-Rb }
\end{gathered}
\] \\
\hline & 1 & \[
\begin{gathered}
\text { RLC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { RLC } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADC } \\
& \mathrm{r} 1, \mathrm{r} 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADC } \\
& \text { r1, Ir2 }
\end{aligned}
\] & \[
\begin{gathered}
\text { ADC } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { ADC } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { ADC } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BCP} \\
\text { r1.b, R2 }
\end{gathered}
\] \\
\hline & 2 & \[
\begin{gathered}
\hline \text { INC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SUB } \\
& \mathrm{r} 1, \mathrm{r} 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { SUB } \\
& \text { r1, Ir2 }
\end{aligned}
\] & \[
\begin{gathered}
\text { SUB } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{aligned}
& \text { BXOR } \\
& \text { r0-Rb }
\end{aligned}
\] \\
\hline & 3 & \[
\begin{gathered}
\text { JP } \\
\text { IRR1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { SRP/0/1 } \\
\text { IM }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{SBC} \\
& \mathrm{r} 1, \mathrm{r} 2
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{SBC} \\
\mathrm{r} 1, \mathrm{lr} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{SBC} \\
\mathrm{R} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{gathered}
\text { SBC } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { SBC } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{aligned}
& \text { BTJR } \\
& \text { r2.b, RA }
\end{aligned}
\] \\
\hline & 4 & \[
\begin{aligned}
& \text { DA } \\
& \text { R1 }
\end{aligned}
\] & \begin{tabular}{l}
DA \\
IR1
\end{tabular} & \[
\begin{gathered}
\mathrm{OR} \\
\mathrm{r} 1, \mathrm{r} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{OR} \\
\mathrm{r} 1, \mathrm{Ir} 2
\end{gathered}
\] & \[
\begin{gathered}
\text { OR } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { OR } \\
\text { IR2, R1 }
\end{gathered}
\] & OR R1, IM & \[
\begin{gathered}
\text { LDB } \\
\text { r0-Rb }
\end{gathered}
\] \\
\hline & 5 & \[
\begin{gathered}
\text { POP } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { AND } \\
& \text { r1, } 22
\end{aligned}
\] & \[
\begin{aligned}
& \text { AND } \\
& \text { r1, Ir2 }
\end{aligned}
\] & \[
\begin{gathered}
\text { AND } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { AND } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { AND } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{aligned}
& \text { BITC } \\
& \text { r1.b }
\end{aligned}
\] \\
\hline & 6 & \[
\begin{gathered}
\hline \text { COM } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { COM } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { TCM } \\
& \text { r1, } 22
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { TCM } \\
& \text { r1, Ir2 }
\end{aligned}
\] & \[
\begin{gathered}
\text { TCM } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { TCM } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { TCM } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{aligned}
& \text { BAND } \\
& \text { rO-Rb }
\end{aligned}
\] \\
\hline & 7 & \[
\begin{gathered}
\text { PUSH } \\
\text { R2 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { PUSH } \\
& \text { IR2 }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{TM} \\
\mathrm{r} 1, \mathrm{r} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{TM} \\
\mathrm{r} 1, \mathrm{Ir} 2
\end{gathered}
\] & \[
\begin{gathered}
\text { TM } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { TM } \\
\text { IR2, R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { TM } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{aligned}
& \text { BIT } \\
& \text { r1.b }
\end{aligned}
\] \\
\hline & 8 & \[
\begin{gathered}
\text { DECW } \\
\text { RR1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { DECW } \\
\text { IR1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { PUSHUD } \\
& \text { IR1, R2 }
\end{aligned}
\] & PUSHUI IR1, R2 & MULT R2, RR1 & MULT IR2, RR1 & MULT IM, RR1 & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 1, \mathrm{x}, \mathrm{r} 2
\end{gathered}
\] \\
\hline & 9 & \[
\begin{aligned}
& \mathrm{RL} \\
& \mathrm{R} 1
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{RL} \\
& \mathrm{IR1}
\end{aligned}
\] & \[
\begin{aligned}
& \text { POPUD } \\
& \text { IR2, R1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { POPUI } \\
& \text { IR2, R1 }
\end{aligned}
\] & \begin{tabular}{l}
DIV \\
R2, RR1
\end{tabular} & DIV IR2, RR1 & DIV IM, RR1 & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 2, \mathrm{x}, \mathrm{r} 1
\end{gathered}
\] \\
\hline & A & INCW RR1 & \[
\begin{aligned}
& \text { INCW } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{CP} \\
\mathrm{r} 1, \mathrm{r} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CP} \\
\mathrm{r} 1, \mathrm{Ir} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CP} \\
\mathrm{R} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CP} \\
\mathrm{IR} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CP} \\
\mathrm{R} 1, \mathrm{IM}
\end{gathered}
\] & \[
\begin{gathered}
\text { LDC } \\
\mathrm{r} 1, \mathrm{lr} 2, \mathrm{xL}
\end{gathered}
\] \\
\hline & B & \[
\begin{gathered}
\text { CLR } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { CLR } \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { r1, } 22
\end{aligned}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { r1, Ir2 }
\end{aligned}
\] & \[
\begin{gathered}
\text { XOR } \\
\text { R2, R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { IR2, R1 }
\end{aligned}
\] & \[
\begin{gathered}
\text { XOR } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{gathered}
\text { LDC } \\
\text { r2, } \operatorname{lrr2,~xL}
\end{gathered}
\] \\
\hline & C & \[
\begin{gathered}
\text { RRC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { RRC } \\
\text { IR1 }
\end{gathered}
\] & CPIJE
Ir, r2, RA & \[
\begin{gathered}
\text { LDC } \\
\text { r1, Irr2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { LDW } \\
\text { RR2, RR1 }
\end{gathered}
\] & LDW IR2, RR1 & LDW RR1, IML & \[
\begin{gathered}
\text { LD } \\
\mathrm{r} 1, \mathrm{Ir} 2
\end{gathered}
\] \\
\hline & D & \[
\begin{gathered}
\text { SRA } \\
\text { R1 }
\end{gathered}
\] & SRA
IR1 & CPIJNE Ir, r2, RA & \[
\begin{gathered}
\text { LDC } \\
\text { r2, Irr1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { CALL } \\
& \text { IA1 }
\end{aligned}
\] & & \[
\begin{gathered}
\text { LD } \\
\text { IR1, IM }
\end{gathered}
\] & \[
\stackrel{\mathrm{LD}}{\mathrm{Ir} 1, \mathrm{r} 2}
\] \\
\hline & E & \[
\begin{aligned}
& \mathrm{RR} \\
& \mathrm{R} 1
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{RR} \\
& \text { IR1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDCD } \\
& \text { r1, } \mathrm{Irr} 2
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LDCI} \\
\mathrm{r} 1, \mathrm{Irr} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{R} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{R} 2, \mathrm{IR} 1
\end{gathered}
\] & \[
\begin{gathered}
\text { LD } \\
\text { R1, IM }
\end{gathered}
\] & \[
\begin{gathered}
\text { LDC } \\
\mathrm{r}, \mathrm{Irr2}, \mathrm{xs}
\end{gathered}
\] \\
\hline & F & SWAP R1 & SWAP IR1 & \[
\begin{aligned}
& \text { LDCPD } \\
& \text { r2, Irr1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LDCPI } \\
& \text { r2, } \mathrm{Irr1}
\end{aligned}
\] & CALL IRR1 & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{IR} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{gathered}
\text { CALL } \\
\text { DA1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { LDC } \\
\text { r2, Irr1, xs }
\end{gathered}
\] \\
\hline
\end{tabular}

Table 29. Op Code Quick Reference (8-F)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{Op Code Map} \\
\hline \multicolumn{10}{|c|}{Lower Nibble (Hex)} \\
\hline & & 8 & 9 & A & B & C & D & E & F \\
\hline & 0 & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 1, \mathrm{R} 2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{aligned}
& \hline \text { DJNZ } \\
& \text { r1,RA }
\end{aligned}
\] & \[
\begin{gathered}
\text { JR } \\
\mathrm{cc}, \mathrm{RA}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 1, \mathrm{IM}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{JP} \\
\mathrm{cc}, \mathrm{DA}
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { INC } \\
\text { r1 }
\end{gathered}
\] & NEXT \\
\hline & 1 & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & ENTER \\
\hline & 2 & & & & & & & & EXIT \\
\hline & 3 & & & & & & & & WFI \\
\hline & 4 & & & & & & & & SB0 \\
\hline & 5 & & & & & & & & SB1 \\
\hline & 6 & & & & & & & & IDLE \\
\hline Upper & 7 & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & STOP \\
\hline (Hex) & 8 & & & & & & & & DI \\
\hline & 9 & & & & & & & & El \\
\hline & A & & & & & & & & RET \\
\hline & B & & & & & & & & IRET \\
\hline & C & & & & & & & & RCF \\
\hline & D & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & SCF \\
\hline & E & & & & & & & & CCF \\
\hline & F & \[
\begin{aligned}
& \text { LD } \\
& \text { r1, } 2
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LD} \\
\mathrm{r} 2, \mathrm{R} 1
\end{gathered}
\] & \[
\begin{aligned}
& \text { DJNZ } \\
& \text { r1, RA }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{JR} \\
\mathrm{cc}, \mathrm{RA}
\end{gathered}
\] & \[
\begin{gathered}
\text { LD } \\
\mathrm{r} 1, \mathrm{IM}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{JP} \\
\mathrm{cc}, \mathrm{DA}
\end{gathered}
\] & \[
\begin{gathered}
\text { INC } \\
\text { r1 }
\end{gathered}
\] & NOP \\
\hline
\end{tabular}

\section*{S3F8S5A MCU \\ Product Specification}


\subsection*{7.1. Condition Codes}

The op code of a conditional jump always contains a 4-bit field called the condition code (cc) that specifies under which conditions it is to execute the jump. For example, a conditional jump with a condition code of equal after a compare operation only jumps if the two operands are equal. The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.
These condition codes are listed in Table 30.
Table 30. Condition Codes \({ }^{1}\)
\begin{tabular}{|c|c|c|c|}
\hline Mnemonic & Binary & Description & Flags Set \\
\hline F & 0000 & Always false & - \\
\hline T & 1000 & Always true & - \\
\hline \(\mathrm{C}^{2}\) & 0111 & Carry & \(C=1\) \\
\hline \(\mathrm{NC}^{2}\) & 1111 & No carry & \(\mathrm{C}=0\) \\
\hline \(\mathrm{z}^{2}\) & 0110 & Zero & \(\mathrm{Z}=1\) \\
\hline \(N Z^{2}\) & 1110 & Not zero & \(\mathrm{Z}=0\) \\
\hline PL & 1101 & Plus & \(\mathrm{S}=0\) \\
\hline MI & 0101 & Minus & \(\mathrm{S}=1\) \\
\hline OV & 0100 & Overflow & \(\mathrm{V}=1\) \\
\hline NOV & 1100 & No overflow & \(\mathrm{V}=0\) \\
\hline EQ \({ }^{2}\) & 0110 & Equal & \(\mathrm{Z}=1\) \\
\hline \(\mathrm{NE}^{2}\) & 1110 & Not equal & Z = 0 \\
\hline GE & 1001 & Greater than or equal & \((\mathrm{S} \mathrm{XOR} \mathrm{V})=0\) \\
\hline LT & 0001 & Less than & ( S XOR V) \(=1\) \\
\hline GT & 1010 & Greater than & \((\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=0\) \\
\hline LE & 0010 & Less than or equal & \((\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=1\) \\
\hline UGE \({ }^{2}\) & 1111 & Unsigned greater than or equal & \(\mathrm{C}=0\) \\
\hline ULT \({ }^{2}\) & 0111 & Unsigned less than & \(\mathrm{C}=1\) \\
\hline UGT & 1011 & Unsigned greater than & \((C=0\) AND \(Z=0)=1\) \\
\hline ULE & 0011 & Unsigned less than or equal & \((\mathrm{COR} \mathrm{Z})=1\) \\
\hline
\end{tabular}

\section*{Note:}
1. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.
2. Indicates condition codes that are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag \((\mathrm{Z})\) is set; however, after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.

\subsection*{7.2. Instruction Descriptions}

This section provides programming examples for each instruction in the SAM88 instruction set. Information is arranged in a consistent format for improved readability and for fast referencing.
The following information is included in each instruction description:
- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- The format of the instruction, its execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

\section*{Add with Carry}

ADC dst, src
Operation
dst \(\leftarrow\) dst \(+\mathrm{src}+\mathrm{c}\)
The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of loworder operands to be carried into the addition of high-order operands.

Flags C Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurs, i.e., if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
D Always cleared to 0 .
H Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format
\begin{tabular}{c} 
\\
\hline
\end{tabular}

Example Assume that R1 \(=10 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}, \mathrm{C}\) flag \(=1\), register \(01 \mathrm{~h}=20 \mathrm{~h}\), register 02 h \(=03 \mathrm{~h}\), and register \(03 \mathrm{~h}=0 \mathrm{Ah}\).
\begin{tabular}{llll} 
ADC & \(\mathrm{R} 1, \mathrm{R} 2\) & \(\rightarrow\) & \(\mathrm{R} 1=14 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\) \\
ADC & \(\mathrm{R} 1, @ \mathrm{R} 2\) & \(\rightarrow\) & \(\mathrm{R} 1=1 \mathrm{Bh}, \mathrm{R} 2=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=24 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, @ 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=2 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, \# 11 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=32 \mathrm{~h}\)
\end{tabular}

In the first example, destination register R1 contains the value 10 h , the carry flag is set to 1 , and the source working register R2 contains the value 03 h . The ADC R1, R2 statement adds 03 h and the carry flag value (1) to the destination value 10 h , leaving 14 h in register R1.

ADD dst, src
Operation
dst \(\leftarrow\) dst +src
The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's complement additions are performed.

Flags

Format
C Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurs, i.e., if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
D Always cleared to 0 .
H Set if a carry from the low-order nibble occurred.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & & Bytes & Cycles & \begin{tabular}{l}
Op Code \\
(Hex)
\end{tabular} & Add & Mode
src \\
\hline opc & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{dst | src}} & \multirow[t]{2}{*}{2} & 4 & 02 & r & r \\
\hline & & & & 6 & 03 & r & Ir \\
\hline opc & src & dst & \multirow[t]{2}{*}{3} & 6 & 04 & R & R \\
\hline & & & & 6 & 05 & R & IR \\
\hline opc & dst & src & 3 & 6 & 06 & R & IM \\
\hline
\end{tabular}

Example Assume that R1 \(=12 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\), register \(01 \mathrm{~h}=21 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=0 \mathrm{Ah}\).
\begin{tabular}{llll} 
ADC & \(\mathrm{R} 1, \mathrm{R} 2\) & \(\rightarrow\) & \(\mathrm{R} 1=15 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\) \\
ADC & \(\mathrm{R} 1, @ \mathrm{R} 2\) & \(\rightarrow\) & \(\mathrm{R} 1=1 \mathrm{Ch}, \mathrm{R} 2=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=24 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, @ 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=2 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
ADC & \(01 \mathrm{~h}, \# 25 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=46 \mathrm{~h}\)
\end{tabular}

In the first example, destination working register R1 contains 12 h and the source working register R2 contains 03 h . The \(A D D\) R1, R2 statement adds 03 h to 12 h , leaving the value 15 h in register R 1 .

\section*{Logical AND}


Example Assume that R1 \(=12 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\), register \(01 \mathrm{~h}=21 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=0 \mathrm{Ah}\).
\begin{tabular}{llll} 
AND & \(\mathrm{R} 1, \mathrm{R} 2\) & \(\rightarrow\) & \(\mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\) \\
AND & \(\mathrm{R} 1, @ R 2\) & \(\rightarrow\) & \(\mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\) \\
AND & \(01 \mathrm{~h}, 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=01 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
AND & \(01 \mathrm{~h}, @ 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=00 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
AND & \(01 \mathrm{~h}, \# 25 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=21 \mathrm{~h}\)
\end{tabular}

In the first example, destination working register R1 contains the value 12 h and the source working register R2 contains 03 h . The AND R1, R2 statement logically ANDs the source operand 03 h with the destination operand value 12 h , leaving the value 02 h in register R1.

\section*{Bit AND}
BAND dst, src.b

BAND dst.b, src
Operation \(\quad \operatorname{dst}(0) \leftarrow \operatorname{dst}(0)\) AND \(\operatorname{src}(b)\)
or
\(\mathrm{dst}(\mathrm{b}) \leftarrow \mathrm{dst}(\mathrm{b})\) AND \(\operatorname{src}(0)\)
The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Cleared to 0 .
V Undefined.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{} & Bytes & Cycles & \begin{tabular}{l}
Op Code \\
(Hex)
\end{tabular} & Add & \\
\hline opc & dst|b|0 & src & 3 & 6 & \[
\begin{gathered}
\text { (Hex) } \\
67
\end{gathered}
\] & r0 & src
Rb \\
\hline & & & & & & & \\
\hline opc & src |b| 1 & dst & 3 & 6 & 67 & Rb & r0 \\
\hline
\end{tabular}

Note: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address \(b\) is three bits, and the LSB address value is one bit in length.

Example Assume that R1 \(=07 \mathrm{~h}\) and register \(01 \mathrm{~h}=05 \mathrm{~h}\).
\begin{tabular}{llll} 
BAND & \(\mathrm{R} 1,01 \mathrm{~h} .1\) & \(\rightarrow\) & \(\mathrm{R} 1=06 \mathrm{~h}\), register \(01 \mathrm{~h}=05 \mathrm{~h}\) \\
BAND & \(01 \mathrm{~h} .1, \mathrm{R} 1\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=05 \mathrm{~h}, \mathrm{R} 1=07 \mathrm{~h}\)
\end{tabular}

In the first example, source register 01h contains the value 05h (00000101b) and destination working register R1 contains 07 h ( 00000111 b ). The BAND R1, 01 h .1 statement ANDs the bit 1 value of the source register ( 0 ) with the bit 0 value of register R1 (destination), leaving the value 06 h ( 00000110 b ) in register R1.

\section*{Bit Compare}

\section*{BCP dst, src.b}

Operation
dst(0) \(-\operatorname{src}(\mathrm{b})\)
The specified bit of the source is compared to (subtracted from) bit 0 (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags

Format

Example Assume that \(\mathrm{R} 1=07 \mathrm{~h}\) and register \(01 \mathrm{~h}=01 \mathrm{~h}\).
\(B C P \quad R 1,01 \mathrm{~h} .1 \quad \rightarrow \quad \mathrm{R} 1=07 \mathrm{~h}\), register 01h \(=01 \mathrm{~h}\)

If destination working register R1 contains the value \(07 \mathrm{~h}(00000111 \mathrm{~b}\) ) and the source register 01 h contains the value \(01 \mathrm{~h}(00000001 \mathrm{~b}\) ), the BCP R1, 01h. 1 statement compares bit 1 of the source register \((01 \mathrm{~h})\) and bit 0 of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the Flags Register (0D5h).

\section*{Bit Complement}

\section*{BITC dst.b}

Operation
\(\operatorname{dst}(\mathrm{b}) \leftarrow \operatorname{NOT} \operatorname{dst}(\mathrm{b})\)
This instruction complements the specified bit within the destination without affecting any other bits in the destination.

Flags
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Cleared to 0 .
V Undefined.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst \(|\mathrm{b}| 0\) & 2 & 4 & 57
\end{tabular}

Note: In the second byte of the instruction format, the destination address is four bits, the bit address \(b\) is three bits, and the LSB address value is one bit in length.

Example Assume that R1 \(=07 \mathrm{~h}\).
BITC R1.1 \(\quad \rightarrow \quad \mathrm{R} 1=05 \mathrm{~h}\)

If working register R1 contains the value 07 h ( 00000111 b ), the BITC R1.1 statement complements bit 1 of the destination and leaves the value 05 h ( 00000101 b) in register R1. Because the result of the complement is not 0 , the zero flag (Z) in the Flags Register (0D5h) is cleared.

\section*{Bit Reset}

\section*{BITR dst.b}

Operation
\(\mathrm{dst}(\mathrm{b}) \leftarrow 0\)
The BITR instruction clears the specified bit within the destination without affecting any other bits in the destination.

Flags No flags are affected.
Format
\begin{tabular}{|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst \(|\mathrm{b}| 0\) & 2 & 4 & 77
\end{tabular}

Note: In the second byte of the instruction format, the destination address is four bits, the bit address \(b\) is three bits, and the LSB address value is one bit in length.

Example Assume that \(\mathrm{R} 1=07 \mathrm{~h}\).
BITR R1.1 \(\quad \rightarrow \quad \mathrm{R} 1=05 \mathrm{~h}\)

If the value of working register R1 is 07 h ( 00000111 b ), the BITR R1.1 statement clears bit 1 of the destination register R1, leaving the value 05 h (00000101b).

\section*{Bit Set}

\section*{BITS dst.b}

Operation \(\quad \operatorname{dst}(\mathrm{b}) \leftarrow 1\)
The BITS instruction sets the specified bit within the destination without affecting any other bits in the destination.

Flags No flags are affected.
Format
\begin{tabular}{|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst \(|\mathrm{b}| 1\) & 2 & 4 & 77
\end{tabular}

Note: In the second byte of the instruction format, the destination address is four bits, the bit address \(b\) is three bits, and the LSB address value is one bit in length.

Example Assume that R1 \(=07 \mathrm{~h}\).
```

BITR R1.3

```

If working register R1 contains the value 07 h ( 00000111 b ), the BITS R1.3 statement sets bit 3 of the destination register R1 to 1 , leaving the value 0 Fh (00001111b).

\section*{Bit OR}
```

BOR dst, src.b
BOR dst.b, src
Operation dst(0)\leftarrowdst(0) OR src(b)
or
dst(b)}\leftarrow\textrm{dst}(\textrm{b})\textrm{OR}\operatorname{src}(0
The specified bit of the source (or the destination) is logically ORed with bit 0 (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.
Flags C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Cleared to 0 .
V Undefined.
D Unaffected.
H Unaffected.
Format
Example Assume that $\mathrm{R} 1=07 \mathrm{~h}$ and register $01 \mathrm{~h}=03 \mathrm{~h}$.

| BOR | R1, 01h. 1 | $\rightarrow$ | R1 $=07 \mathrm{~h}$, register 01h $=03 \mathrm{~h}$ |
| :--- | :--- | :--- | :--- |
| BOR | $01 \mathrm{~h} .2, \mathrm{R} 1$ | $\rightarrow$ | Register $01 \mathrm{~h}=07 \mathrm{~h}, \mathrm{R} 1=07 \mathrm{~h}$ |

In the first example, destination working register R1 contains the value 07 h (00000111b) and source register 01h the value 03h (00000011b). The BOR R1, 01 h .1 statement logically ORs bit 1 of register 01 h (source) with bit 0 of R1 (destination). This leaves the same value ( 07 h ) in working register R1.
In the second example, destination register 01 h contains the value 03 h (00000011b) and the source working register R1 the value 07 h ( 00000111 b ).

```

The BOR 01h.2, R1 statement logically ORs bit 2 of register 01h (destination) with bit 0 of R1 (source). This leaves the value 07 h in register 01 h .

\section*{Bit Test, Jump Relative on False}
BTJRF dst, src.b

Operation If src(b) is a 0 , then \(\mathrm{PC} \leftarrow \mathrm{PC}+\) dst
The specified bit within the source operand is tested. If this bit is 0 , the relative address is added to the program counter, and control passes to the statement for which the address is now in the PC; otherwise, the instruction following the BTJRF instruction is executed.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
& & (Hex) & dst & src \\
3 & 10 & 37 & RA & rb
\end{tabular}

Note: In the second byte of the instruction format, the source address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.

Example Assume that R1 \(=07 \mathrm{~h}\).
BTJRF SKIP, R1.3 \(\rightarrow \quad\) PC jumps to SKIP location

If working register R1 contains the value 07h (00000111b), the BTJRF SKIP, \(R 1.3\) statement tests bit 3. Because it is 0 , the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP.

Note: The memory location must be within the allowed range of +127 to -128 .

\section*{Bit Test, Jump Relative on True}

BTJRT dst, src.b
Operation If \(\operatorname{src}(\mathrm{b})\) is a 1 , then \(\mathrm{PC} \leftarrow \mathrm{PC}+\) dst
The specified bit within the source operand is tested. If it is a 1 , the relative address is added to the program counter and control passes to the statement for which the address is now in the PC; otherwise, the instruction following the BTJRT instruction is executed.

Flags No flags are affected.
Format
\begin{tabular}{c|c|c|ccccc} 
& Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
(Hex) & dst & src
\end{tabular}

Note: In the second byte of the instruction format, the source address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.

Example Assume that \(\mathrm{R} 1=07 \mathrm{~h}\).
BTJRT SKIP, R1.1

If working register R1 contains the value 07 h ( 00000111 b ), the BTJRT SKIP, R1.1 statement tests bit 1 in the source register (R1). Because it is a 1, the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP.

Note: The memory location must be within the allowed range of +127 to -128 .

\section*{Bit XOR}

BXOR dst, src.b
BXOR dst.b, src
Operation \(\quad \operatorname{dst}(0) \leftarrow \mathrm{dst}(0)\) XOR \(\operatorname{src}(b)\)
or
\(\mathrm{dst}(\mathrm{b}) \leftarrow \mathrm{dst}(\mathrm{b}) \mathrm{XOR} \operatorname{src}(0)\)
The specified bit of the source (or the destination) is logically exclusive-ORed with bit 0 (LSB) of the destination (or source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Cleared to 0 .
V Undefined.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
(Hex) & dst & src \\
3 & 6 & 27 & rO & Rb \\
3 & 6 & 27 & Rb & rO
\end{tabular}

Note: In the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address b is three bits, and the LSB address value is one bit in length.

Example Assume that \(\mathrm{R} 1=07 \mathrm{~h}(0000011 \mathrm{lb})\) and register \(01 \mathrm{~h}=03 \mathrm{~h}(00000011 \mathrm{~b})\).
\begin{tabular}{llll} 
BXOR & \(\mathrm{R} 1,01 \mathrm{~h} .1\) & \(\rightarrow\) & \(\mathrm{R} 1=06 \mathrm{~h}\), register \(01 \mathrm{~h}=03 \mathrm{~h}\) \\
BXOR & \(01 \mathrm{~h} .2, \mathrm{R} 1\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=07 \mathrm{~h}, \mathrm{R} 1=07 \mathrm{~h}\)
\end{tabular}

In the first example, destination working register R1 has the value 07 h ( 00000111 b ) and source register 01 h has the value 03 h ( 00000011 b ). The BXOR R1, 01 h .1 statement exclusive-ORs bit 1 of register 01 h (source) with bit 0 of R1 (destination). The result bit value is stored in bit 0 of R1, changing its value from 07 h to 06 h . The value of source register 01 h is unaffected.

\section*{Call Procedure}

CALL Operation
\begin{tabular}{lcl} 
SP & \(\leftarrow\) & SP-1 \\
@SP & \(\leftarrow\) & PCL \\
SP & \(\leftarrow\) & SP-1 \\
@SP & \(\leftarrow\) & PCH \\
PC & \(\leftarrow\) & dst
\end{tabular}

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags No flags are affected.
Format
\begin{tabular}{c|ccccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\begin{tabular}{|c|c|}
\hline opc & dst
\end{tabular} & 3 & 14 & F6 & DA
\end{tabular}

\section*{Example Assume that \(\mathrm{R} 0=35 \mathrm{~h}, \mathrm{R} 1=21 \mathrm{~h}, \mathrm{PC}=1 \mathrm{~A} 47 \mathrm{~h}\), and \(\mathrm{SP}=0002 \mathrm{~h}\).}
\begin{tabular}{llll} 
CALL 3521 h & \(\rightarrow \quad\)\begin{tabular}{l} 
SP \(=0000 \mathrm{~h}\) \\
(Memory locations 0000h \(=1 \mathrm{Ah}, 0001 \mathrm{~h}=\) \\
4Ah, in which 4Ah is the address that follows
\end{tabular} \\
the instruction.)
\end{tabular}

In the first example, if the program counter value is 1A47h and the stack pointer contains the value 0002 h , the CALL 3521 h statement pushes the current PC value onto the top of the stack. The stack pointer now points to mem-
ory location 0000 h . The PC is then loaded with the value 3521 h , the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the CALL @RRO statement produces the same result except that the 49 h is stored in stack location 0001 h (because the two-byte instruction format is used). The PC is then loaded with the value 3521 h , the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040 h contains 35 h and program address 0041 h contains 21 h , the CALL \#40h statement produces the same result as in the second example.

\section*{Complement Carry Flag}

CCF
Operation \(\mathrm{C} \leftarrow\) NOT C
The carry flag (C) is complemented. If \(\mathrm{C}=1\), the value of the carry flag is changed to logic 0 ; if \(\mathrm{C}=0\), the value of the carry flag is changed to logic 1 .

Flags

Format

Example Assume that the carry flag \(=0\).
CCF

If the carry flag \(=0\), the CCF instruction complements it in the Flags Register ( 0 D 5 h ), changing its value from logic 0 to logic 1 .

\section*{Clear}

\section*{CCF dst}

Operation \(\quad\) dst \(\leftarrow 0\)
The destination location is cleared to 0 .
Flags No flags are affected.
\begin{tabular}{ccccccc} 
& & Bytes & Cycles & Op Code & Addr Mode \\
(Hex) & dst
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=4 \mathrm{Fh}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), and register \(02 \mathrm{~h}=5 \mathrm{Eh}\).
\begin{tabular}{llll} 
CLR & \(00 h\) & \(\rightarrow\) & Register \(00 h=00 h\) \\
CLR & \(@ 01 \mathrm{~h}\) & \(\rightarrow\) & Register \(01 \mathrm{~h}=02 \mathrm{~h}\), register \(02 \mathrm{~h}=00 \mathrm{~h}\)
\end{tabular}

In Register (R) Addressing Mode, the CLR 00h statement clears the destination register 00 h value to 00 h . In the second example, the CLR @ 01 h statement uses Indirect Register (IR) Addressing Mode to clear the 02 h register value to 00 h .

\section*{Complement}

\section*{COM dst}

Operation \(\quad\) dst \(\leftarrow\) NOT dst
The contents of the destination location are complemented (one's complement); all 1 s are changed to 0 s , and vice-versa.

Flags
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Always reset to 0 .
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|cccc|}
\hline & Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 4 & 60 & R \\
\hline
\end{tabular}

Example Assume that R1 \(=07 \mathrm{~h}\) and register \(07 \mathrm{~h}=0 \mathrm{~F} 1 \mathrm{~h}\).
\begin{tabular}{llll}
COM & R 1 & \(\rightarrow\) & \(\mathrm{R} 1=0 \mathrm{~F} 8 \mathrm{~h}\) \\
COM & \(@ R 1\) & \(\rightarrow\) & \(\mathrm{R} 1=07 \mathrm{~h}\), register \(07 \mathrm{~h}=0 \mathrm{Eh}\)
\end{tabular}

In the first example, destination working register R1 contains the value 07 h ( 00000111 b). The COM R1 statement complements all of the bits in R1: all logic 1s are changed to logic 0 s , and vice-versa, leaving the value 0 F 8 h (11111000b).
In the second example, Indirect Register (IR) Addressing Mode is used to complement the value of destination register 07h (11110001b), leaving the new value \(0 \mathrm{Eh}(00001110 \mathrm{~b}\) ).

\section*{Compare}

\section*{CP \\ dst, src}

Operation
dst \(\leftarrow\) src
The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags
C Set if a borrow occurred (src > dst); cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline opc & dst | sr & & \multirow[t]{2}{*}{2} & 4 & A2 & r & \\
\hline & & & & 6 & A3 & r & Ir \\
\hline opc & src & dst & \multirow[t]{2}{*}{3} & 6 & A4 & R & R \\
\hline & & & & 6 & A5 & R & IR \\
\hline opc & dst & src & 3 & 6 & A6 & R & IM \\
\hline
\end{tabular}

Example 1. Assume that \(\mathrm{R} 1=02 \mathrm{~h}\) and \(\mathrm{R} 2=03 \mathrm{~h}\).
\[
\text { CP R1, R2 } \quad \rightarrow \quad \text { Set the } C \text { and } S \text { flags }
\]

Destination working register R1 contains the value 02 h and source register R2 contains the value 03 h . The CP R1, R2 statement subtracts the R 2 value (source/subtrahend) from the R1 value (destination/minuend). Because a borrow occurs and the difference is negative, C and S are 1 .
2. Assume that \(\mathrm{R} 1=05 \mathrm{~h}\) and \(\mathrm{R} 2=0 \mathrm{Ah}\)

CP R1, R2
JP UGE, SKIP
INC R1
SKIP LD R3, R1

In this example, destination working register R1 contains the value 05 h which is less than the contents of the source working register R2 (0Ah). The CP R1, \(R 2\) statement generates \(\mathrm{C}=1\) and the JP instruction does not jump to the SKIP location. After the \(L D\) R3, R1 statement executes, the value 06 h remains in working register R3.

\section*{Compare, Increment, and Jump on Equal}

CPIJE dst, src, RA
Operation If dst \(-\mathrm{src}=0, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{RA}\)
\(\mathrm{Ir} \leftarrow \mathrm{Ir}+1\)
The source operand is compared to (subtracted from) the destination operand. If the result is 0 , the relative address is added to the program counter and control passes to the statement for which the address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags No flags are affected.
\begin{tabular}{ccccccccc} 
& & Bytes & Cycles & Op Code & Address Mode \\
& & & & (Hex) & dst & src
\end{tabular}

Example Assume that \(\mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\), and register \(03 \mathrm{~h}=02 \mathrm{~h}\).
CPIJE R1, @R2, SKIP \(\rightarrow \quad\) R2 \(=04 \mathrm{~h}, \mathrm{PC}\) jumps to SKIP location
In this example, working register R1 contains the value 02 h , working register R2 the value 03 h , and register 03 contains 02 h . The CPIJE R1, @R2, SKIP statement compares the @R2 value \(02 \mathrm{~h}(00000010\) b) to 02 h ( 00000010 b ). Because the result of the comparison is equal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04 h .

Note: The memory location must be within the allowed range of +127 to -128 .

\section*{Compare, Increment, and Jump on NonEqual}

CPIJE dst, src, RA
Operation If dst \(-\mathrm{src}=0, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{RA}\)
\(\mathrm{Ir} \leftarrow \mathrm{Ir}+1\)
The source operand is compared to (subtracted from) the destination operand. If the result is 0 , the relative address is added to the program counter and control passes to the statement for which the address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags No flags are affected.
\begin{tabular}{ccccccccc} 
& & Bytes & Cycles & Op Code & Address Mode \\
& & & & (Hex) & dst & src
\end{tabular}

Example Assume that \(\mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\), and register \(03 \mathrm{~h}=02 \mathrm{~h}\).
CPIJE R1, @R2, SKIP \(\rightarrow \quad\) R2 \(=04 \mathrm{~h}, \mathrm{PC}\) jumps to SKIP location
Working register R1 contains the value 02 h , working register R2 (the source pointer) the value 03 h , and general register 03 the value 04 h . The CPIJNE R1, @R2, SKIP statement subtracts \(04 \mathrm{~h}(00000100 \mathrm{~b})\) from 02h ( 00000010 b ). Because the result of the comparison is nonequal, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04h.

Note: The memory location must be within the allowed range of +127 to -128 .

\section*{Decimal Adjust}


The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), Table 31 indicates the operations performed. These operations are undefined if the destination operand is not the result of a valid addition or subtraction of BCD digits.

Table 31. DA Instruction
\begin{tabular}{lcccccc}
\hline Instruction & \begin{tabular}{c} 
Carry \\
Before DA
\end{tabular} & \begin{tabular}{c} 
Bits 4-7 \\
Value (Hex)
\end{tabular} & \begin{tabular}{c} 
H Flag \\
Before DA
\end{tabular} & \begin{tabular}{c} 
Bits 0-3 \\
Value (Hex)
\end{tabular} & \begin{tabular}{c} 
Number \\
Added to Byte
\end{tabular} & \begin{tabular}{c} 
Carry \\
After DA
\end{tabular} \\
\hline ADD & 0 & \(0-9\) & 0 & \(0-9\) & 00 & 0 \\
ADC & 0 & \(0-8\) & 0 & A-F & 06 & 0 \\
& 0 & \(0-9\) & 1 & \(0-3\) & 06 & 0 \\
& 0 & A-F & 0 & \(0-9\) & 60 & 1 \\
& 0 & \(9-F\) & 0 & A-F & 66 & 1 \\
& 0 & A-F & 1 & \(0-3\) & 66 & 1 \\
& 1 & \(0-2\) & 0 & \(0-9\) & 60 & 1 \\
& 1 & \(0-2\) & 0 & A-F & 66 & 1 \\
& 1 & \(0-3\) & 1 & \(0-3\) & 66 & 1 \\
\hline SUB & 0 & \(0-9\) & 0 & \(0-9\) & \(00=-00\) & 0 \\
& 0 & \(0-8\) & 1 & \(6-F\) & FA \(=-06\) & 0 \\
& 1 & \(7-F\) & 0 & \(0-9\) & A0 \(=-60\) & 1 \\
& 1 & \(6-F\) & 1 & \(6-F\) & \(9 A=-66\) & 1 \\
\hline
\end{tabular}

Flags C Set if there is a carry from the most significant bit; cleared otherwise (see Table 31).
Z Set if result is 0; cleared otherwise.
S Set if result bit 7 is set; cleared otherwise.
V Undefined.
D Unaffected.
H Unaffected.

Format
\begin{tabular}{cccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
2 & 4 & 40 & R \\
& 4 & 41 & IR
\end{tabular}

Example
Assume that Working register R0 contains the value 15 (BCD), working register R1 contains 27 (BCD), and address 27 h contains 46 (BCD).
\begin{tabular}{lll} 
ADD & \(\mathrm{R} 1, \mathrm{RO}\) & \(; \mathrm{C} \leftarrow 0, \mathrm{H} \leftarrow 0\), Bits \(4-7=3\), bits \(0-3=\mathrm{C}, \mathrm{R} 1 \leftarrow 3 \mathrm{Ch}\) \\
DA & R 1 & \(; \mathrm{R} 1 \leftarrow 3 \mathrm{Ch}+06\)
\end{tabular}

If addition is performed using the BCD values 15 and 27 , the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic:
\(+\)\begin{tabular}{ll}
0001 & 0101 \\
0010 & 0111 \\
\hline 0011 & 1100
\end{tabular}\(\quad\)\begin{tabular}{l}
15 \\
27 \\
3 Ch
\end{tabular}

The DA instruction adjusts this result so that the correct BCD representation is obtained:
\(+\quad\)\begin{tabular}{ll}
0011 & 1100 \\
0000 & 0110 \\
\hline 0100 & 0010
\end{tabular}\(=42\)

Assuming the same values given above, the following statements leave the value 31 ( BCD ) in address 27 h (@R1).
```

SUB 27h, RO ; C\leftarrow0,H\leftarrow0, Bits 4-7 = 3, bits 0-3 = 1
DA @R1 ; @R1\leftarrow31-0

```

\section*{Decrement}

\section*{DEC dst}

Operation \(\quad\) dst \(\leftarrow\) dst -1
The contents of the destination operand are decremented by one.
Flags

Format
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Cleared to 0 .
V Undefined.
D Unaffected.
H Unaffected.
\begin{tabular}{cccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
2 & 4 & 00 & R \\
& 4 & 01 & IR
\end{tabular}

Example Assume that \(\mathrm{R} 1=03 \mathrm{~h}\) and register \(03 \mathrm{~h}=10 \mathrm{~h}\).
```

DEC R1 }\quad->\quad\textrm{R}1=02
DEC @R1 }->\quad\mathrm{ Register 03h = 0Fh

```

In the first example, if working register R1 contains the value 03 h , the \(D E C\) R1 statement decrements the hexadecimal value by one, leaving the value 02 h . In the second example, the \(D E C @ R 1\) statement decrements the value 10 h contained in the destination register 03 h by one, leaving the value 0 Fh .

\section*{Decrement Word}

\section*{DECW dst}

Operation \(\quad\) dst \(\leftarrow\) dst -1
The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16 -bit value that is decremented by one.

Flags
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 8 & 80 & RR \\
\cline { 1 - 1 } & & 8 & 81 & IR \\
\hline
\end{tabular}

Example Assume that \(\mathrm{R} 0=12 \mathrm{~h}, \mathrm{R} 1=34 \mathrm{~h}, \mathrm{R} 2=30 \mathrm{~h}\), register \(30 \mathrm{~h}=0 \mathrm{Fh}\), and register \(31 \mathrm{~h}=21 \mathrm{~h}\).
\begin{tabular}{llll} 
DECW & RRO & \(\rightarrow \quad R 0=12 h, R 1=33 h\) \\
DECW & \(@ R 2\) & \(\rightarrow \quad R e g i s t e r ~\) & \(30 \mathrm{~h}=0 \mathrm{Fh}\), register \(31 \mathrm{~h}=20 \mathrm{~h}\)
\end{tabular}

In the first example, destination register R0 contains the value 12 h and register R1 the value 34 h . The DECW RRO statement addresses R0 and the following operand R1 as a 16-bit word and decrements the value of R1 by one, leaving the value 33 h .

Note A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, Zilog recommends that you use DECW as shown in the following example:
\[
\begin{array}{lll}
\text { LOOP: } & \text { DECW } & \text { RR0 } \\
& \text { LD } & \text { R2, R1 } \\
& \text { OR } & \text { R2, R0 } \\
& \text { JR } & \text { NZ, LOOP }
\end{array}
\]

\section*{Disable Interrupts}

DI
Operation \(\quad\) SYM \((0) \leftarrow 0\)
Bit 0 of the System Mode Control Register, SYM. 0 , is cleared to 0 , globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits; however, the CPU will not service them while interrupt processing is disabled.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 & 8 F
\end{tabular}

Example Assume that \(\mathrm{SYM}=01 \mathrm{~h}\).
DI

If the value of the SYM Register is 01 h , the \(D I\) statement leaves the new value 00 h in the register and clears SYM. 0 to 0 , disabling interrupt processing.

Execute a DI instruction prior to changing the Interrupt Mask (IMR), Interrupt Pending (IPR), and Interrupt Request (IRQ) registers.

\section*{Divide (Unsigned)}

\section*{DIV \\ dst, src}

Operation dst \(\div\) src
dst (UPPER) \(\leftarrow\) REMAINDER
dst (LOWER) \(\leftarrow\) QUOTIENT
The destination operand ( 16 bits) is divided by the source operand ( 8 bits). The quotient ( 8 bits) is stored in the lower half of the destination. The remainder ( 8 bits) is stored in the upper halfof the destination. When the quotient is \(\geq 2^{8}\), the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.

Flags
C Set if the \(V\) flag is set and quotient is between \(2^{8}\) and \(2^{9}-1\); cleared otherwise.
Z Set if divisor or quotient \(=0\); cleared otherwise.
S Set if MSB of quotient = 1; cleared otherwise.
V Set if quotient is \(\geq 2^{8}\) or if divisor \(=0\); cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|ccccccc}
\multicolumn{2}{l}{} & Bytes & Cycles & Op Code & \multicolumn{2}{c|}{ Address Mode } \\
(Hex) & dst & src
\end{tabular}

Note: Execution takes 10 cycles if the divide-by-zero is attempted; otherwise it takes 26 cycles.

Example Assume that \(\mathrm{R} 0=10 \mathrm{~h}, \mathrm{R} 1=03 \mathrm{~h}, \mathrm{R} 2=40 \mathrm{~h}\), register \(40 \mathrm{~h}=80 \mathrm{~h}\).
\begin{tabular}{llll} 
DIV & \(R R 0, R 2\) & \(\rightarrow\) & \(R 0=03 h, R 1=40 h\) \\
DIV & \(R R 0, @ R 2\) & \(\rightarrow\) & \(R 0=03 h, R 1=20 h\) \\
DIV & \(R R 0, \# 20 h\) & \(\rightarrow\) & \(R 0=03 h, R 1=80 h\)
\end{tabular}

In the first example, destination working register pair RR0 contains the values \(10 \mathrm{~h}(\mathrm{R} 0)\) and 03 h (R1), and register R2 contains the value 40 h . The DIV RRO, \(R 2\) statement divides the 16 -bit RR0 value by the 8 -bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03 h and R1 contains

40 h . The 8 -bit remainder is stored in the upper half of the destination register RR0 (R0) and the quotient in the lower half (R1).

\section*{Decrement and Jump if NonZero}

\author{
DJNZ r, dst \\ Operation \(\quad \mathrm{r} \leftarrow \mathrm{r}-1\) \\ If \(\mathrm{r} \neq 0\), \(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}\)
}

The working register being used as a counter is decremented. If the contents of the register are not logic 0 after decrementing, the relative address is added to the program counter and control passes to the statement for which the address is now in the PC. The range of the relative address is +127 to -128 , and the original value of the PC is taken to be the address of the instruction byte following the \(D J N Z\) statement.

Note: In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0COh to 0CFh with SRP, SRP0, or SRP1 instruction.

Flags No flags are affected.
Format
\(\left.\begin{array}{cccc}\text { Bytes } & \text { Cycles } & \begin{array}{c}\text { Op Code } \\ \text { (Hex) }\end{array} & \begin{array}{c}\text { Address Mode } \\ \text { dst }\end{array} \\ 2 & & 8 \text { (jump taken) } & \text { rA }\end{array}\right]\) RA

Example Assume that R1 \(=02 \mathrm{~h}\) and LOOP is the label of a relative address.
```

SRP \#OCOh
DJNZ R1,LOOP

```

DJNZ is typically used to control a loop of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, working register R1 contains the value 02 h , and LOOP is the label for a relative address.

The DJNZ R1, LOOP statement decrements register R1 by one, leaving the value 01 h . Because the contents of R1 after the decrement are nonzero, the jump is taken to the relative address specified by the LOOP label.

\section*{Enable Interrupts}

El
Operation \(\quad \operatorname{SYM}(0) \leftarrow 1\)
An EI instruction sets bit 0 of the System Mode Register, SYM.0, to 1. This allows interrupts to be serviced as they occur (assuming they have highest priority). If an interrupt's pending bit is set while interrupt processing is disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags \(\quad\) No flags are affected.
Format
Bytes Cycles Op Code
(Hex)
1
4
9F

Example Assume that \(\mathrm{SYM}=00 \mathrm{~h}\).
El

If the SYM Register contains the value 00 h , i.e., if interrupts are currently disabled, the \(E I\) statement sets the SYM Register to 01 h , enabling all interrupts. (SYM. 0 is the enable bit for global interrupt processing.)

\section*{Enter}

\section*{ENTER}
\begin{tabular}{llll} 
Operation & SP & \(\leftarrow\) & \(\mathrm{SP}-2\) \\
& \(@ \mathrm{SP}\) & \(\leftarrow\) & IP \\
& IP & \(\leftarrow\) & PC \\
& PC & \(\leftarrow\) & MIP \\
& IP & \(\leftarrow\) & \(\mathrm{IP}+2\)
\end{tabular}

This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then writen to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags No flags are affected.

\section*{Format}


Example Figure 48 shows an example of how to use an ENTER statement.


Figure 48. How to Use an ENTER Statement

\section*{Exit}

EXIT
Operation IP \(\leftarrow\) @SP
\(\mathrm{SP} \quad \leftarrow \quad \mathrm{SP}+2\)
\(\mathrm{PC} \quad \leftarrow \quad\) @IP
\(\mathrm{IP} \quad \leftarrow \quad \mathrm{IP}+2\)

This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 14 (internal stack) & \(2 F\) \\
& 16 (internal stack) &
\end{tabular}

Example Figure 49 shows an example of how to use an EXIT statement.


Figure 49. How to Use an EXIT Statement

\section*{Idle Operation}

\section*{IDLE}

Operation The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle Mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags \(\quad\) No flags are affected.
Format

opc

Example The IDLE instruction stops the CPU clock but not the system clock.

\section*{Increment}

\section*{INC dst}

Operation \(\quad\) dst \(\leftarrow\) dst +1
The contents of the destination operand are incremented by one.
Flags
C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred; cleared otherwise.
D Unaffected.
H Unaffected.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Format} & & & \multirow[t]{2}{*}{Bytes} & \multirow[t]{2}{*}{Cycles} & \multirow[t]{2}{*}{\begin{tabular}{l}
Op Code \\
(Hex)
\end{tabular}} & \multirow[t]{2}{*}{Address Mode dst} \\
\hline & & & & & & \\
\hline & dst | sr & & 1 & 4 & rE & r \\
\hline & & & & & \(r=0\) to \(F\) & \\
\hline & opc & dst & 2 & 4 & 20 & R \\
\hline & & & & 4 & 21 & IR \\
\hline
\end{tabular}

\section*{Example Assume that \(\mathrm{R} 0=1 \mathrm{Bh}\), register \(00 \mathrm{~h}=0 \mathrm{Ch}\), and register \(1 \mathrm{Bh}=0 \mathrm{Fh}\).}
\begin{tabular}{llll} 
INC & RO & \(\rightarrow\) & \(R 0=1 C h\) \\
INC & \(00 h\) & \(\rightarrow\) & Register \(00 \mathrm{~h}=0 \mathrm{Dh}\) \\
INC & \(@ R 0\) & \(\rightarrow\) & \(R 0=1 B h\), register \(01 \mathrm{~h}=10 \mathrm{~h}\)
\end{tabular}

In the first example, if destination working register R0 contains the value 1Bh, the INC RO statement leaves the value 1 Ch in that same register.

The next example shows the effect an INC instruction has on register 00 h , assuming that it contains the value 0 Ch .

In the third example, INC is used in Indirect Register (IR) Addressing Mode to increment the value of register 1 Bh from 0 Fh to 10 h .

\section*{Increment Word}

INCW dst
Operation \(\quad\) dst \(\leftarrow\) dst +1
The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16 -bit value that is incremented by one.

Flags C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S} \quad\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 8 & AO & RR \\
\hline
\end{tabular}

Example Assume that \(\mathrm{R} 0=1 \mathrm{Ah}, \mathrm{R} 1=02 \mathrm{~h}\), register \(02 \mathrm{~h}=0 \mathrm{Fh}\), and register \(03 \mathrm{~h}=\) 0 FFh.

INCW RRO \(\rightarrow \quad \mathrm{RO}=1 \mathrm{Ah}, \mathrm{R} 1=03 \mathrm{~h}\)
INCW @R1 \(\rightarrow \quad\) Register 02h = 10h, register 03h \(=00 h\)

In the first example, the working register pair RR0 contains the value 1Ah in register R0 and 02h in register R1. The INCW RR0 statement increments the 16 -bit destination by one, leaving the value 03 h in register R1. In the second example, the INCW @R1 statement uses Indirect Register (IR) Addressing Mode to increment the contents of general register 03 h from 0 FFh to 00 h and register 02 h from 0 Fh to 10 h .

Note: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, Zilog recommends that you use INCW as shown in the following example:
LOOP: \begin{tabular}{lll} 
INCW & RR0 \\
& LD & R2, R1 \\
& OR & R2, R0 \\
& JR & NZ, LOOP
\end{tabular} AnlDIXYS Company

\section*{Interrupt Return}
\begin{tabular}{|c|c|c|c|}
\hline IRET & \multicolumn{3}{|l|}{IRET (Normal), IRET (FAST)} \\
\hline \multirow[t]{8}{*}{Operation} & FLAGS & \(\leftarrow\) & @ SP \\
\hline & SP & \(\leftarrow\) & SP + 1 \\
\hline & PC & \(\leftarrow\) & @SP \\
\hline & SP & \(\leftarrow\) & SP + 2 \\
\hline & SYM (0) & \(\leftarrow\) & 1 \\
\hline & PC & \(\leftrightarrow\) & IP \\
\hline & FLAGS & \(\leftarrow\) & FLAGS \\
\hline & FIS & \(\leftarrow\) & 0 \\
\hline
\end{tabular}

This instruction is used at the end of an interrupt service routine. It restores the Flags Register and the program counter. It also reenables global interrupts. A normal IRET is executed only if the fast interrupt status bit (FIS, bit 1 of the Flags Register, OD5h) is cleared ( \(=0\) ). If a fast interrupt occurred, IRET clears the FIS bit that is set at the beginning of the service routine.

Flags All flags are restored to their original settings (i.e., the settings before the interrupt occurred).

Format
\begin{tabular}{|c|}
\hline \multicolumn{1}{l}{ IRET (Normal) } \\
\hline opc \\
\hline
\end{tabular}
\begin{tabular}{ccc} 
Bytes & Cycles & Op Code (Hex) \\
1 & 10 (internal stack) & BF \\
& 12 (internal stack) &
\end{tabular}
\begin{tabular}{c} 
IRET (Fast) \\
\hline opc \\
\hline
\end{tabular}
Bytes
1
Cycles
6
Op Code
BF

Example In the Figure 50, the instruction pointer is initially loaded with 100 h in the main program before interrupts are enabled. When an interrupt occurs, the program counter and instruction pointer are swapped, causing the PC to jump to address 100 h and the IP to keep the return address.
\begin{tabular}{r|l|}
\(0 H\) & \\
FFH & IRET \\
\cline { 2 - 2 } \(100 H\) & \begin{tabular}{l} 
Interrupt \\
Service \\
Routine
\end{tabular} \\
\hline JFFFH to FFH & \\
\cline { 2 - 3 } &
\end{tabular}

Figure 50. Instruction Pointer

Note: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instructions. The IRET cannot be immediately proceeded by a clearing of the interrupt status (as with a reset of the IPR Register).

The last instruction in theservice routine normally is a jump to IRET at address FFh. This causes the instruction pointer to be loaded with 100 h again and the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100 h .

\section*{Jump}

JP
cc, dst (Conditional)
JP dst (Unconditional)
Operation If cc is true, \(\mathrm{PC} \leftarrow\) dst
The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags No flags are affected.
Format
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Bytes }^{1} \\
3
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
Cycles \\
8
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Op Code } \\
& \text { (Hex) } \\
& \text { ccD }
\end{aligned}
\]} & \multirow[t]{2}{*}{Address Mode dst DA} \\
\hline \(\mathrm{cc} \mid \mathrm{opc}^{2}\) & dst & & & & \\
\hline & & & 6 & \(\mathrm{cc}=0\) to F & \\
\hline opc & src & 2 & 8 & 30 & IRR \\
\hline
\end{tabular}

Notes:
1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the op code are both four bits.

Example Assume that the carry flag \((C)=1\), register \(00=01 \mathrm{~h}\) and register \(01=20 \mathrm{~h}\).
\[
\begin{array}{llll}
\mathrm{JP} & \text { C, LABEL_W } & \rightarrow & \text { LABEL_W }=1000 \mathrm{~h}, \mathrm{PC}=1000 \mathrm{~h} \\
\mathrm{JP} & @ 00 \mathrm{~h} & \rightarrow & \text { PC }=0120 \mathrm{~h}
\end{array}
\]

The first example shows a conditional JP. Assuming that the carry flag is set to 1, the JP C, LABEL_W statement replaces the contents of the PC with the value 1000 h and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The JP @00 statement replaces the contents of the PC with the contents of the register pair 00 h and 01 h , leaving the value 0120 h .

\section*{Jump Relative}

JR
cc, dst
Operation If cc is true, \(\mathrm{PC} \leftarrow \mathrm{PC}+\) dst
If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement for which the address is now in the program counter; otherwise, the instruction following the JR instruction is executed; see the list of condition codes in Table 30 on page 93.
The range of the relative address is \(+127,-128\), and the original value of the program counter is taken to be the address of the first instruction byte following the \(J R\) statement.

Flags \(\quad\) No flags are affected.
Format


Note: *In the first byte of the two-byte instruction format, the condition code and the op code are each four bits.

Example Assume that the carry flag \(=1\) and LABEL_X \(=1\) FF7h.
JR
\(C\), LABEL_X \(\quad \rightarrow \quad \mathrm{PC}=1 \mathrm{FF} 7 \mathrm{~h}\)

If the carry flag is set (i.e., if the condition code is true), the \(J R C, L A B E L \_X\) statement passes control to the statement for which the address is now in the PC. Otherwise, the program instruction following the JR would be executed.

\section*{Load}

LD dst, src
Operation \(\quad \mathrm{dst} \leftarrow \mathrm{src}\)
The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags No flags are affected.
Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & & Bytes & Cycles & Op Code (Hex) & Add dst & Mode src \\
\hline dst \| src & SrC & & \multirow[t]{2}{*}{2} & 4 & rC & \(r\) & IM \\
\hline & & & & 4 & r8 & \(r\) & R \\
\hline src | opc & dst & & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{4} & r9 & \multirow[t]{2}{*}{R} & \multirow[t]{2}{*}{\(r\)} \\
\hline & & & & & \[
r=0 \text { to } F
\] & & \\
\hline \multirow[t]{2}{*}{opc} & dst | src & & \multirow[t]{2}{*}{2} & 4 & C7 & \(r\) & Ir \\
\hline & & & & 4 & D7 & Ir & \(r\) \\
\hline \multirow[t]{2}{*}{opc} & src & dst & \multirow[t]{2}{*}{3} & 6 & E4 & R & R \\
\hline & & & & 6 & E5 & R & IR \\
\hline \multirow[t]{2}{*}{opc} & dst & srC & \multirow[t]{2}{*}{3} & 6 & E6 & R & IM \\
\hline & & & & 6 & D6 & IR & IM \\
\hline opc & SrC & dst & 3 & 6 & F5 & IR & R \\
\hline opc & dst | src & X & 3 & 6 & 87 & \(r\) & \(x[r]\) \\
\hline opc & src | dst & X & 3 & 6 & 97 & \(x[r]\) & \(r\) \\
\hline
\end{tabular}

Example Assume that \(\mathrm{R} 0=01 \mathrm{~h}, \mathrm{R} 1=0 \mathrm{Ah}\), register \(00 \mathrm{~h}=01 \mathrm{~h}\), register \(01 \mathrm{~h}=20 \mathrm{~h}\), register \(02 \mathrm{~h}=02 \mathrm{~h}\), LOOP \(=30 \mathrm{~h}\) and register \(3 \mathrm{Ah}=0 \mathrm{FFh}\).
LD
\(\rightarrow \quad \mathrm{RO}=10 \mathrm{~h}\)
LD R0,01h
\(\rightarrow \mathrm{RO}=20 \mathrm{~h}\), register \(01 \mathrm{~h}=20 \mathrm{~h}\)
LD 01h, R0 \(\rightarrow\) Register 01h \(=01 \mathrm{~h}, \mathrm{RO}=01 \mathrm{~h}\)
\begin{tabular}{|c|c|c|c|}
\hline LD & R1, @R0 & \(\rightarrow\) & \(\mathrm{R} 1=20 \mathrm{~h}, \mathrm{R0}=01 \mathrm{~h}\) \\
\hline LD & @R0, R1 & \(\rightarrow\) & \(\mathrm{R} 0=01 \mathrm{~h}, \mathrm{R} 1=0 \mathrm{Ah}\), register 01h \(=0 \mathrm{Ah}\) \\
\hline LD & 00h, 01h & \(\rightarrow\) & Register 00h \(=20 \mathrm{~h}\), register 01h \(=20 \mathrm{~h}\) \\
\hline LD & 02h, @00h & \(\rightarrow\) & Register 02h \(=20 \mathrm{~h}\), register 00h \(=01 \mathrm{~h}\) \\
\hline LD & 00h, \#0Ah & \(\rightarrow\) & Register 00h = 0Ah \\
\hline LD & @00h, \#10h & \(\rightarrow\) & Register 00h \(=01 \mathrm{~h}\), register 01h \(=10 \mathrm{~h}\) \\
\hline LD & @00h, 02h & \(\rightarrow\) & \[
\text { Register 00h }=01 \mathrm{~h} \text {, register } 01 \mathrm{~h}=02 \text {, register }
\]
\[
02 \mathrm{~h}=02 \mathrm{~h}
\] \\
\hline LD & R0, \#LOOP[R1] & \(\rightarrow\) & \(\mathrm{RO}=0 F F h, \mathrm{R} 1=0 \mathrm{Ah}\) \\
\hline LD & \#LOOP[R0], R1 & \(\rightarrow\) & Register 31 \(=0 \mathrm{Ah}, \mathrm{R0}=01 \mathrm{~h}, \mathrm{R} 1=0 \mathrm{~h}\) \\
\hline
\end{tabular}

\section*{Load Bit}
\begin{tabular}{ll} 
LDB & dst, src.b \\
LDB & dst.b, \(\operatorname{src}\) \\
Operation & \(\operatorname{dst}(0) \leftarrow \operatorname{src}(\mathrm{b})\) \\
& or \\
& \(\operatorname{dst}(\mathrm{b}) \leftarrow \operatorname{src}(0)\)
\end{tabular}

The specified bit of the source is loaded into bit 0 (LSB) of the destination, or bit 0 of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

\section*{Flags \(\quad\) No flags are affected.}

Format
Bytes Cycccccc \begin{tabular}{c} 
Cycles \\
Op Code \\
(Hex)
\end{tabular} \begin{tabular}{ccccc} 
Address Mode \\
dst & src
\end{tabular}

Example Assume that \(\mathrm{R} 0=06 \mathrm{~h}\) and general register \(00 \mathrm{~h}=05 \mathrm{~h}\).
\[
\begin{array}{llll}
\text { LDB } & \mathrm{R} 0,00 \mathrm{~h} .2 & \rightarrow & \mathrm{RO}=07 \mathrm{~h}, \text { register } 00 \mathrm{~h}=05 \mathrm{~h} \\
\text { LDB } & 00 \mathrm{~h} .0, \mathrm{RO} & \rightarrow & \mathrm{RO}=06 \mathrm{~h}, \text { register } 00 \mathrm{~h}=04 \mathrm{~h}
\end{array}
\]

In the first example, destination working register R0 contains the value 06 h and the source general register 00 h the value 05 h . The \(L D R 0,00 \mathrm{~h} .2\) statement loads the bit 2 value of the 00 h register into bit 0 of the R0 register, leaving the value 07 h in register R 0 .
In the second example, 00 h is the destination register. The \(L D 00 \mathrm{~h} .0, R 0\) statement loads bit 0 of register R0 to the specified bit (bit 0 ) of the destination register, leaving 04 h in general register 00 h .

\section*{Load Memory}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline LDC/LDE & \multicolumn{9}{|l|}{dst, src} \\
\hline Operation & \multicolumn{9}{|l|}{dst \(\leftarrow \mathrm{src}\)} \\
\hline & \multicolumn{9}{|l|}{This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler causes Irr or rr values to be even numbers for program memory and odd numbers for data memory.} \\
\hline Flags & \multicolumn{9}{|l|}{No flags are affected.} \\
\hline \multirow[t]{11}{*}{Format} & & & & & Bytes & Cycles & Op Code & Addres & Mode \\
\hline & & & & & & & (Hex) & dst & src \\
\hline & opc & dst | src & & & 2 & 10 & C3 & \(r\) & Irr \\
\hline & opc & src | dst & & & 2 & 10 & D3 & Irr & r \\
\hline & opc & dst \| src & XS & & 3 & 12 & E7 & r & XS[rr] \\
\hline & opc & src | dst & XS & & 3 & 12 & F7 & XS[rr] & r \\
\hline & opc & dst \| src & \(\mathrm{XL}_{\mathrm{L}}\) & \(\mathrm{XL}_{\mathrm{H}}\) & 4 & 14 & A7 & \(r\) & XL[rr] \\
\hline & opc & src | dst & \(\mathrm{XL}_{\mathrm{L}}\) & \(\mathrm{XL}_{\mathrm{H}}\) & 4 & 14 & B7 & XL[rr] & r \\
\hline & opc & dst | 0000 & \(\mathrm{DA}_{\mathrm{L}}\) & DA \({ }_{\text {H }}\) & 4 & 14 & A7 & r & DA \\
\hline & opc & src | 0000 & \(\mathrm{DA}_{\mathrm{L}}\) & DA \({ }_{\text {H }}\) & 4 & 14 & B7 & DA & \(r\) \\
\hline & opc & dst | 0001 & DA \({ }_{\text {L }}\) & \(\mathrm{DA}_{\mathrm{H}}\) & 4 & 14 & A7 & \(r\) & DA \\
\hline
\end{tabular}

1. The source (src) or working register pair[rr] for formats 5 and 6 cannot use register pair 0-1.
2. For formats 3 and 4, the destination address \(X S[r r]\) and the source address \(X S[r r]\) are each one byte.
3. For formats 5 and 6 , the destination address \(\mathrm{XL}[r r]\) and the source address \(\mathrm{XL}[r r]\) are each two bytes.
4. The DA and \(r\) source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.

Example Assume that \(\mathrm{R} 0=11 \mathrm{~h}, \mathrm{R} 1=34 \mathrm{~h}, \mathrm{R} 2=01 \mathrm{~h}, \mathrm{R} 3=04 \mathrm{~h}\). Program memory locations \(0103 \mathrm{~h}=4 \mathrm{Fh}, 0104 \mathrm{~h}=1 \mathrm{~A}, 0105 \mathrm{~h}=6 \mathrm{Dh}\), and \(1104 \mathrm{~h}=88 \mathrm{~h}\). External data memory locations \(0103 \mathrm{~h}=5 \mathrm{Fh}, 0104 \mathrm{~h}=2 \mathrm{Ah}, 0105 \mathrm{~h}=7 \mathrm{Dh}\), and 1104 h \(=98 \mathrm{~h}\).
\begin{tabular}{|c|c|c|}
\hline LDC & R0, @RR2 & ; RO \(\longleftarrow\) contents of program memory location 0104h, R0 = Ah, R2 = 01h, R3 = 04h \\
\hline LDE & R0, @RR2 & ; R0 \(\leftarrow\) contents of external data memory location 0104h, R0 \(=2 \mathrm{Ah}, \mathrm{R} 2=01 \mathrm{~h}, \mathrm{R} 3=04 \mathrm{~h}\) \\
\hline LDC* & @RR2, R0 & ; 11 h (contents of \(R 0\) ) is loaded into program memory location 0104h (RR2), working registers R0, R2, R3 \(\rightarrow\) no change \\
\hline LDE & @RR2, R0 & ; 11 h (contents of R0) is loaded into external data memory location 0104h (RR2), working registers R0, R2, R3 \(\rightarrow\) no change \\
\hline LDC & R0, \#01h[RR2] & ; RO \(\leftarrow\) contents of program memory location \(0105 \mathrm{~h}(01 \mathrm{~h}+\mathrm{RR} 2), \mathrm{R0}=6 \mathrm{Dh}, \mathrm{R} 2=01 \mathrm{~h}, \mathrm{R} 3=\) 04h \\
\hline LDE & R0, \#01h[RR2] & ; R0 \(\longleftarrow\) contents of external data memory location 0105h (01h + RR2), R0 \(=7 \mathrm{Dh}, \mathrm{R} 2=\) 01h, R3 = 04h \\
\hline LDC* & \#01h[RR2], R0 & ; 11 h (contents of \(R 0\) ) is loaded into program memory location 0105h (01h + 0104h) \\
\hline LDE & \#01h[RR2], R0 & ; 11h (contents of \(R 0\) ) is loaded into external data memory location 0105h (01h + 0104h) \\
\hline LDC & R0, \#1000h[RR2] & ; RO \(\leftarrow\) contents of program memory location \(1104 \mathrm{~h}(1000 \mathrm{~h}+0104 \mathrm{~h}), \mathrm{RO}=88 \mathrm{~h}, \mathrm{R} 2=01 \mathrm{~h}, \mathrm{R} 3\) \(=04 \mathrm{~h}\) \\
\hline
\end{tabular}

Note: *These instructions are not supported by masked ROM type devices.
\begin{tabular}{|c|c|c|}
\hline LDE & R0, \#1000h[RR2] & ; RO \(\leftarrow\) contents of external data memory location 1104h (1000h + 0104h), R0 = 98h, R2 = \(01 \mathrm{~h}, \mathrm{R} 3=04 \mathrm{~h}\) \\
\hline LDC & R0, 1104h & ; RO \(\longleftarrow\) contents of program memory location \(1104 \mathrm{~h}, \mathrm{RO}=88 \mathrm{~h}\) \\
\hline LDE & R0, 1104h & ; \(0 \leftarrow\) contents of external data memory location 1104h, R0 \(=98 \mathrm{~h}\) \\
\hline LDC* & 1105h, R0 & ; 11 h (contents of R0) is loaded into program memory location 1105h, (1105h) \(\leftarrow 11 \mathrm{~h}\) \\
\hline LDE & 1105h, R0 & ; 11 h (contents of R0) is loaded into external data memory location 1105h, (1105h) \(\leftarrow 11 \mathrm{~h}\) \\
\hline
\end{tabular}

\section*{Load Memory and Decrement}

LDCD/LDED dst, src
Operation \(\quad \mathrm{dst} \leftarrow \mathrm{src}\)
\(\mathrm{rr} \leftarrow \mathrm{rr}-1\)
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler causes Irr to be an even number for program memory and an odd number for data memory.

Flags No flags are affected.
\begin{tabular}{cccccccc} 
& & Bytes & Cycles & Op Code & Address Mode \\
& & & & (Hex) & dst & src \\
& opc & dst \(\mid \mathrm{src}\) & 2 & 10 & E 2 & r & Irr
\end{tabular}

Example Assume that R6 \(=10 \mathrm{~h}, \mathrm{R} 7=33 \mathrm{~h}, \mathrm{R} 8=12 \mathrm{~h}\), program memory location 1033 h \(=0 \mathrm{CDh}\), and external data memory location \(1033 \mathrm{~h}=0 \mathrm{DDh}\).

LDCD R8, @RR6 ; OCDh (contents of program memory location 1033h) is loaded into R8 and RR6 is decremented by one, R8 \(=0 C D h, R 6=10 \mathrm{~h}, \mathrm{R} 7=32 \mathrm{~h}(R R 6 \leftarrow R R 6-1)\)
LDED R8, @RR6 ; ODDh (contents of data memory location 1033h) is loaded into R8 and RR6 is decremented by one (RR6 \(\leftarrow \mathrm{RR} 6-1), \mathrm{R} 8=0 D D h, \mathrm{R} 6=10 \mathrm{~h}, \mathrm{R} 7=32 \mathrm{~h}\)

\section*{Load Memory and Increment}

LDCI/LDEI dst, src
Operation \(\quad \mathrm{dst} \leftarrow\) src
\(\mathrm{rr} \leftarrow \mathrm{rr}+1\)
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEIrefers to external data memory. The assembler causes Irr to be an even number for program memory and an odd number for data memory.

Flags No flags are affected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
& & (Hex) & dst & src \\
2 & 10 & E3 & r & Irr
\end{tabular}

Example Assume that R6 = 10h, R7 \(=33 \mathrm{~h}, \mathrm{R} 8=12 \mathrm{~h}\), program memory locations \(1033 \mathrm{~h}=0 \mathrm{CDh}\) and \(1034 \mathrm{~h}=0 \mathrm{C} 5 \mathrm{~h}\), external data memory locations \(1033 \mathrm{~h}=\) \(0 D D h\) and \(1034 \mathrm{~h}=0 \mathrm{D} 5 \mathrm{~h}\).

LDCI R8, @RR6 ; OCDh (contents of program memory location 1033h) is loaded into R8 and RR6 is incremented by one \((R R 6 \leftarrow R R 6+1), R 8=0 C D h, R 6=10 h, R 7=34 h\)
LDEI R8, @RR6 ; ODDh (contents of data memory location 1033h) is loaded into R8 and RR6 is incremented by one (RR6 \(\leftarrow R R 6+1), R 8=0 D D h, R 6=10 h, R 7=34 h\)

\section*{Load Memory with PreDecrement}

LDCPD/
LDEPD dst, src
Operation \(\quad \mathrm{rr} \leftarrow \mathrm{rr}-1\)
dst \(\leftarrow \mathrm{src}\)
These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler causes Irr to be an even number for program memory and an odd number for external data memory.

Flags No flags are affected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
& & (Hex) & dst & src \\
2 & 14 & F2 & Irr & r
\end{tabular}

Example Assume that \(\mathrm{R} 0=77 \mathrm{~h}, \mathrm{R} 6=30 \mathrm{~h}\) and \(\mathrm{R} 7=00 \mathrm{~h}\).
 program memory location 2 FFFh ( \(3000 \mathrm{~h}-1 \mathrm{~h}\) ), R0 \(=\) 77h, R6 = 2Fh, R7 = 0FFh
LDEPD @RR6, R0 ; (RR6 \(\leftarrow R R 6-1) 77 h\) (contents of \(R 0)\) is loaded into external data memory location 2FFFh (3000h - 1h), R0 = 77h, R6 = 2Fh, R7 = 0FFh

\section*{Load Memory with PreIncrement}

\section*{LDCPI/}

LDEPI dst, src
Operation \(\quad \mathrm{rr} \leftarrow \mathrm{rr}+1\)
dst \(\leftarrow\) src
These instructions are used for block transfers of data from program or data memory from the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler causes Irr to be an even number for program memory and an odd number for data memory.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
& & (Hex) & dst & src \\
2 & 14 & F3 & Irr & r
\end{tabular}

Example Assume that \(\mathrm{R} 0=7 \mathrm{Fh}, \mathrm{R} 6=21 \mathrm{~h}\) and \(\mathrm{R} 7=0 \mathrm{FFh}\).
LDCPI @RR6, R0 ; (RR6 \(\leftarrow R R 6+1)\) 7Fh (contents of R0) is loaded into program memory location 2200 h ( \(21 \mathrm{FFh}+1 \mathrm{~h}\) ), R0 \(=\) 7Fh, R6 = 22h, R7 = 00h
 external data memory location 2200 h (21FFh +1 h ), R0 \(=7 \mathrm{Fh}, \mathrm{R} 6=22 \mathrm{~h}, \mathrm{R} 7=00 \mathrm{~h}\)

\section*{Load Word}

LDW
Operation
dst \(\leftarrow\) src
The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags No flags are affected.
Format


Example Assume that R4 \(=06 \mathrm{~h}, \mathrm{R} 5=1 \mathrm{Ch}, \mathrm{R} 6=05 \mathrm{~h}, \mathrm{R} 7=02 \mathrm{~h}\), register \(00 \mathrm{~h}=\mathrm{Ah}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), and register \(03 \mathrm{~h}=0 \mathrm{Fh}\).
\begin{tabular}{|c|c|c|c|}
\hline LDW & RR6, RR4 & \(\rightarrow\) & \(\mathrm{R} 6=06 \mathrm{~h}, \mathrm{R} 7=1 \mathrm{Ch}, \mathrm{R} 4=06 \mathrm{~h}, \mathrm{R} 5=1 \mathrm{Ch}\) \\
\hline LDW & 00h, 02h & \(\rightarrow\) & Register 00h \(=03 \mathrm{~h}\), register 01 \(\mathrm{h}=0 \mathrm{Fh}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register 03h \(=0 \mathrm{Fh}\) \\
\hline LDW & RR2, @R7 & \(\rightarrow\) & R2 = 03h, R3 = 0Fh \\
\hline LDW & 04h, @01h & \(\rightarrow\) & Register 04h \(=03 \mathrm{~h}\), register 05h \(=0 \mathrm{Fh}\) \\
\hline LDW & RR6, \#1234h & \(\rightarrow\) & \(\mathrm{R} 6=12 \mathrm{~h}, \mathrm{R} 7=34 \mathrm{~h}\) \\
\hline LDW & 02h, \#OFEDh & \(\rightarrow\) & Register 02h \(=0\) Oh, register 03h \(=0 E D h\) \\
\hline
\end{tabular}

In the second example, the \(L D W 00 h, 02 h\) statement loads the contents of the source word \(02 \mathrm{~h}, 03 \mathrm{~h}\) into the destination word \(00 \mathrm{~h}, 01 \mathrm{~h}\). This leaves the value 03 h in general register 00 h and the value 0 Fh in register 01 h .

The other examples show how to use the LDW instruction with multiple addressing modes and formats.

\section*{Multiply (Unsigned)}

MULT dst, src
Operation \(\quad\) dst \(\leftarrow\) dst \(\times\) src
The 8 -bit destination operand (even register of the register pair) is multiplied by the source operand ( 8 bits) and the product ( 16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags C Set if result is \(>255\); cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
S Set if MSB of the result is a 1 ; cleared otherwise.
V Cleared.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|c|cccccc}
\hline & & Bytes & Cycles & Op Code & \multicolumn{2}{c|}{ Address Mode } \\
\hline
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=20 \mathrm{~h}\), register \(01 \mathrm{~h}=03 \mathrm{~h}\), register \(02 \mathrm{~h}=09 \mathrm{~h}\), register \(03 \mathrm{~h}=06 \mathrm{~h}\).
\begin{tabular}{llll} 
MULT & \(00 \mathrm{~h}, 02 \mathrm{~h}\) & \(\rightarrow\) & \begin{tabular}{l} 
Register 00h \(=01 \mathrm{~h}\), register \(01 \mathrm{~h}=20 \mathrm{~h}\), \\
register 02h \(=09 \mathrm{~h}\)
\end{tabular} \\
MULT & \(00 \mathrm{~h}, @ 01 \mathrm{~h}\) & \(\rightarrow\) & \begin{tabular}{l} 
Register \(00 \mathrm{~h}=00 \mathrm{~h}\), register \(01 \mathrm{~h}=0 \mathrm{C} 0 \mathrm{~h}\) \\
MULT
\end{tabular} \\
\(01 \mathrm{~h}, @ 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(00 \mathrm{~h}=06 \mathrm{~h}\), register \(01 \mathrm{~h}=00 \mathrm{~h}\)
\end{tabular}

In the first example, the MULT 00h, 02 h statement multiplies the 8 -bit destination operand (in the register 00 h of the register pair \(00 \mathrm{~h}, 01 \mathrm{~h}\) ) by the source register 02 h operand \((09 \mathrm{~h})\). The 16 -bit product, 0120 h , is stored in the register pair \(00 \mathrm{~h}, 01 \mathrm{~h}\).

\section*{Next}

NEXT
Operation \(\mathrm{PC} \leftarrow @ \mathrm{IP}\)
IP \(\leftarrow\) IP + 2
The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.

Flags No flags are affected.
Format

Bytes Cycles Op Code
(Hex)
opc
110
OF

Example Figure 51 shows an example of how to use the NEXT instruction.


Figure 51. How to Use the NEXT Instruction

\section*{No Operation}

\section*{NOP}

Operation No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence to effect a timing delay of variable duration.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 & FF
\end{tabular}

Example When the NOP instruction is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.

\section*{Logical OR}

OR
dst, src
Operation
dst \(\leftarrow\) dst OR src
The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a 1 being stored whenever either of the corresponding bits in the two operands is a 1 ; otherwise a 0 is stored.

\section*{Flags}

C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Always cleared to 0 .
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline opc & dst | s & & \multirow[t]{2}{*}{2} & 4 & 42 & r & r \\
\hline & & & & 6 & 43 & r & Ir \\
\hline opc & src & dst & \multirow[t]{2}{*}{3} & 6 & 44 & R & R \\
\hline & & & & 6 & 45 & R & IR \\
\hline opc & dst & src & 3 & 6 & 46 & R & IM \\
\hline
\end{tabular}

Example Assume that \(\mathrm{R} 0=15 \mathrm{~h}, \mathrm{R} 1=2 \mathrm{Ah}, \mathrm{R} 2=01 \mathrm{~h}\), register \(00 \mathrm{~h}=08 \mathrm{~h}\), register 01 h \(=37 \mathrm{~h}\) and register \(08 \mathrm{~h}=8 \mathrm{Ah}\).
\begin{tabular}{llll} 
OR & \(R 0, R 1\) & \(\rightarrow\) & \(R 0=3 F h, R 1=2 A h\) \\
OR & \(R 0, @ R 2\) & \(\rightarrow\) & \(R 0=37 \mathrm{~h}, \mathrm{R} 2=01 \mathrm{~h}\), register \(01 \mathrm{~h}=37 \mathrm{~h}\) \\
OR & \(00 \mathrm{~h}, 01 \mathrm{~h}\) & \(\rightarrow\) & Register \(00 \mathrm{~h}=3 \mathrm{~h}\), register \(01 \mathrm{~h}=37 \mathrm{~h}\) \\
OR & \(01 \mathrm{~h}, @ 00 \mathrm{~h}\) & \(\rightarrow\) & Register \(00 \mathrm{~h}=08 \mathrm{~h}\), register \(01 \mathrm{~h}=0 \mathrm{BFh}\) \\
OR & \(00 \mathrm{~h}, \# 02 \mathrm{~h}\) & \(\rightarrow\) & Register \(00 \mathrm{~h}=0 \mathrm{Ah}\)
\end{tabular}

In the first example, if working register R0 contains the value 15 h and register R1 the value 2Ah, the \(O R R 0, R 1\) statement logical-ORs the R0 and R1 register contents and stores the result ( 3 Fh ) in destination register R0.

The other examples show the use of the logical OR instruction with multiple addressing modes and formats.

\section*{Pop from Stack}

ADC dst
Operation \(\quad\) dst \(\leftarrow @\) SP
\(\mathrm{SP} \leftarrow \mathrm{SP}+1\)
The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags No flags are affected.
Format
\begin{tabular}{cccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
2 & 8 & 50 & R \\
& 8 & 51 & IR
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=01 \mathrm{~h}\), register \(01 \mathrm{~h}=1 \mathrm{Bh}, \mathrm{SPH}(0 \mathrm{D} 8 \mathrm{~h})=00 \mathrm{~h}, \mathrm{SPL}\) \((0 \mathrm{D} 9 \mathrm{~h})=0 \mathrm{FBh}\) and stack register \(0 \mathrm{FBh}=55 \mathrm{~h}\).
\[
\begin{array}{lll}
\text { POP } 00 h ~ & \rightarrow \text { Register } 00 \mathrm{~h}=55 \mathrm{~h}, \mathrm{SP}=00 \mathrm{FCh} \\
\text { POP } \quad @ 00 \mathrm{~h} & \rightarrow \text { Register } 00 \mathrm{~h}=01 \mathrm{~h} \text {, register } 01 \mathrm{~h}=55 \mathrm{~h}, \mathrm{SP}=00 \mathrm{FCh}
\end{array}
\]

In the first example, general register 00 h contains the value 01 h . The \(P O P 00 \mathrm{~h}\) statement loads the contents of location 00 FBh ( 55 h ) into destination register 00 h and then increments the stack pointer by one. Register 00 h then contains the value 55 h and the SP points to location 00FCh.

\section*{Pop User Stack (Decrementing)}

\section*{POPUD \\ dst, src}

Operation \(\quad \mathrm{dst} \leftarrow \mathrm{src}\)
IR \(\leftarrow \mathrm{IR}-1\)
This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented.

Flags No flags are affected.
Format
\begin{tabular}{|c|c|c|cccccc} 
& & Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
(Hex) & dst & src \\
\hline opc & src & dst & 3 & 8 & 92 & \(R\) & IR
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=42 \mathrm{~h}\) (user stack pointer register), register \(42 \mathrm{~h}=\) 6 Fh and register \(02 \mathrm{~h}=70 \mathrm{~h}\).

POPUD 02h, @00h \(\rightarrow\) Register 00h = 41h, register 02h \(=6 \mathrm{Fh}\), register \(42 \mathrm{~h}=6 \mathrm{Fh}\)

If general register 00 h contains the value 42 h and register 42 h the value 6 Fh , the POPUD 02h, @00h statement loads the contents of register 42h into the destination register 02 h . The user stack pointer is then decremented by one, leaving the value 41 h .

\section*{Pop User Stack (Incrementing)}

\section*{POPUI dst, src}

Operation \(\quad \mathrm{dst} \leftarrow \mathrm{src}\)
\(\mathrm{IR} \leftarrow \mathrm{IR}+1\)
The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{|c|c|c|cccccc} 
& & Bytes & Cycles & Op Code \\
(Hex) & \multicolumn{2}{c}{ Address Mode } \\
dst & src \\
\hline opc & src & dst & 3 & 8 & 93 & \(R\) & IR
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=01 \mathrm{~h}\) and register \(01 \mathrm{~h}=70 \mathrm{~h}\).
\[
\begin{aligned}
\text { POPUI 02h, @00h } \rightarrow \quad \begin{array}{l}
\text { Register } 00 \mathrm{~h}=02 \mathrm{~h}, \text { register } 01 \mathrm{~h}=70 \mathrm{~h}, \text { register } \\
02 \mathrm{~h}=70 \mathrm{~h}
\end{array}
\end{aligned}
\]

If general register 00 h contains the value 01 h and register 01 h the value 70 h , the POPUI 02h, @00h statement loads the value 70h into the destination general register 02 h . The user stack pointer (register 00 h ) is then incremented by one, changing its value from 01 h to 02 h .

\section*{Push to Stack}
\begin{tabular}{ll} 
PUSH & src \\
Operation & \(\mathrm{SP} \leftarrow \mathrm{SP}-1\) \\
& \(@ \mathrm{SP} \leftarrow \mathrm{src}\)
\end{tabular}

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags No flags are affected.
Format
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & Bytes & Cycles & Op Code & Address Mode \\
\hline & & & & (Hex) & dst \\
\hline opc & src & \multirow[t]{2}{*}{2} & 8 (internal clock) & \multirow[t]{2}{*}{70} & \multirow[t]{2}{*}{R} \\
\hline \multicolumn{3}{|c|}{8 (external clock)} & & & \\
\hline \multicolumn{6}{|c|}{8 (internal clock)} \\
\hline & & & 8 (external clock) & 71 & IR \\
\hline
\end{tabular}

Example Assume that Register \(40 \mathrm{~h}=4 \mathrm{Fh}\), register \(4 \mathrm{Fh}=0 \mathrm{AAh}, \mathrm{SPH}=00 \mathrm{~h}\) and \(\mathrm{SPL}=\) 00h.
\begin{tabular}{|c|c|c|c|}
\hline PUSH & 40h & \(\rightarrow\) & \[
\begin{aligned}
& \text { Register 40h }=4 \mathrm{Fh} \text {, stack register 0FFh }=4 \mathrm{Fh}, \mathrm{SPH} \\
& =0 \mathrm{FFh}, \mathrm{SPL}=0 \mathrm{FFh}
\end{aligned}
\] \\
\hline PUSH & @40h & \(\rightarrow\) & Register 40h \(=4 \mathrm{Fh}\), register 4Fh \(=0 \mathrm{AAh}\), stack register \(0 F F \mathrm{Fh}=0 \mathrm{AAh}, \mathrm{SPH}=0 \mathrm{FFh}, \mathrm{SPL}=0 \mathrm{FFh}\) \\
\hline
\end{tabular}

In the first example, if the stack pointer contains the value 0000 h , and general register 40 h the value 4 Fh , the PUSH 40 h statement decrements the stack pointer from 0000 to 0 FFFFh. It then loads the contents of register 40 h into location 0 FFFFh and adds this new value to the top of the stack.

\section*{Push User Stack (Decrementing)}

\section*{PUSHUD dst, src}

Operation \(\quad \mathrm{IR} \leftarrow \mathrm{IR}-1\)
dst \(\leftarrow\) src
This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{|c|c|c|ccccc} 
& & Bytes & Cycles & Op Code & \multicolumn{2}{c|}{\begin{tabular}{c} 
Address Mode \\
(Hex)
\end{tabular}} & \begin{tabular}{c} 
dst
\end{tabular} \\
src
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=03 \mathrm{~h}\), register \(01 \mathrm{~h}=05 \mathrm{~h}\), and register \(02 \mathrm{~h}=1 \mathrm{Ah}\).
\[
\text { PUSHUD @00h, 01h } \rightarrow \quad \begin{aligned}
& \text { Register } 00 \mathrm{~h}=02 \mathrm{~h}, \text { register } 01 \mathrm{~h}=05 \mathrm{~h}, \\
& \text { register } 02 \mathrm{~h}=05 \mathrm{~h}
\end{aligned}
\]

If the user stack pointer (register 00 h , for example) contains the value 03 h , the PUSHUD @00h, 01h statement decrements the user stack pointer by one, leaving the value 02 h . The 01 h register value, 05 h , is then loaded into the register addressed by the decremented user stack pointer.

\section*{Push User Stack (Incrementing)}

\section*{PUSHUI dst, src}

Operation \(\quad \mathrm{IR} \leftarrow \mathrm{IR}+1\)
dst \(\leftarrow\) src
This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{|c|c|c|cccccc} 
& & Bytes & Cycles & Op Code & \multicolumn{2}{c|}{\begin{tabular}{c} 
Address Mode \\
(Hex)
\end{tabular}} & \begin{tabular}{c} 
dst
\end{tabular} & src \\
\hline opc & dst & src & 3 & 8 & 83 & IR & R
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=03 \mathrm{~h}\), register \(01 \mathrm{~h}=05 \mathrm{~h}\), and register \(04 \mathrm{~h}=2 \mathrm{Ah}\).
\[
\text { PUSHUI @00h, 01h } \rightarrow \quad \begin{aligned}
& \text { Register 00h }=04 \mathrm{~h}, \text { register } 01 \mathrm{~h}=05 \mathrm{~h}, \\
& \text { register } 04 \mathrm{~h}=05 \mathrm{~h}
\end{aligned}
\]

If the user stack pointer (register 00 h , for example) contains the value 03 h , the PUSHUI @00h, 01h statement increments the user stack pointer by one, leaving the value 04 h . The 01 h register value, 05 h , is then loaded into the location addressed by the incremented user stack pointer.

\section*{Reset Carry Flag}
RCF \(\quad\) RCF

Operation \(\quad \mathrm{C} \leftarrow 0\)
The carry flag is cleared to logic 0 , regardless of its previous value.
Flags
C Cleared to 0 .
No other flags are affected.
\begin{tabular}{ccccc} 
& Format & Bytes & \begin{tabular}{c} 
Cycles Op Code \\
(Hex)
\end{tabular} \\
& opc & 1 & 4 & CF
\end{tabular}

Example Assume that \(\mathrm{C}=1\) or 0 . The RCF instruction clears the carry flag \((\mathrm{C})\) to logic 0 .

\section*{Return}

\section*{RET}

Operation \(\mathrm{PC} \leftarrow @\) SP
\(\mathrm{SP} \leftarrow \mathrm{SP}+2\)
The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
& & 8 (internal stack)
\end{tabular}\(\quad\) CF

Example Assume that \(\mathrm{SP}=00 \mathrm{FCh},(\mathrm{SP})=101 \mathrm{Ah}\), and \(\mathrm{PC}=1234\).
\[
\text { RET } \quad \rightarrow \quad P C=101 A h, S P=00 F E h
\]

The RET statement pops the contents of stack pointer location 00FCh (10h) into the high byte of theprogram counter. The stack pointer then pops the value in location 00 FEh ( 1 Ah ) into the PC's low byte and the instruction at location 101Ah is executed. The stack pointer now points to memory location 00FEh.

\section*{Rotate Left}

RL
dst
Operation
\(\mathrm{C} \leftarrow \operatorname{dst}(7)\)
\(\operatorname{dst}(0) \leftarrow \operatorname{dst}(7)\)
\(\operatorname{dst}(\mathrm{n}+1) \leftarrow \operatorname{dst}(\mathrm{n}), \mathrm{n}=0-6\)
The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit 0 (LSB) position and also replaces the carry flag.
Figure 52 shows how bits rotate left.


Figure 52. Rotate Left

Flags C Set if the bit rotated from the most significant bit position (bit 7 ) is 1.
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Set if arithmetic overflow occurred; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{c|ccccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 4 & 90 & R \\
\hline
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=0 \mathrm{AAh}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\) and register \(02 \mathrm{~h}=17 \mathrm{~h}\).
\[
\begin{array}{llll}
\mathrm{RL} & 00 \mathrm{~h} & \rightarrow & \text { Register } 00 \mathrm{~h}=55 \mathrm{~h}, \mathrm{C}=1 \\
\mathrm{RL} & @ 01 \mathrm{~h} & \rightarrow & \text { Register } 01 \mathrm{~h}=02 \mathrm{~h}, \text { register } 02 \mathrm{~h}=2 \mathrm{Eh}, \mathrm{C}=0
\end{array}
\]

In the first example, if general register 00 h contains the value 0AAh (10101010b), the RL OOh statement rotates the 0AAh value left one bit position, leaving the new value 55 h (01010101b) and setting the carry and overflow flags.

\section*{Rotate Left through Carry}

RCL
dst
Operation
\(\mathrm{dst}(0) \leftarrow \mathrm{C}\)
\(\mathrm{C} \leftarrow \operatorname{dst}(7)\)
\(\operatorname{dst}(\mathrm{n}+1) \leftarrow \operatorname{dst}(\mathrm{n}), \mathrm{n}=0-6\)
The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit 0 .

Figure 53 shows how bits rotate left through carry.


Figure 53. Rotate Left through Carry

Flags C Set if the bit rotated from the most significant bit position (bit 7 ) is 1.
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{c|c|cccc} 
& Bytes & Cycles Op Code & \begin{tabular}{c} 
Address Mode \\
(Hex)
\end{tabular} & dst
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=0 \mathrm{AAh}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), and register \(02 \mathrm{~h}=17 \mathrm{~h}\), \(\mathrm{C}=0\).
\begin{tabular}{lll} 
RLC & 00 h & Register 00h \(=54 \mathrm{~h}, \mathrm{C}=1\) \\
RLC & \(@ 01 \mathrm{~h}\) & Register 01 \(=02 \mathrm{~h}\), register \(02 \mathrm{~h}=2 \mathrm{Eh}, \mathrm{C}=0\)
\end{tabular}

In the first example, if general register 00 h has the value 0AAh (10101010b), the RLC OOh statement rotates OAAh one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit 0 of register 00 h , leaving the value 55 h (01010101b). The MSB of register 00 h resets the carry flag to 1 and sets the overflow flag.

\section*{Rotate Right}

RR dst
Operation \(\quad \mathrm{C} \leftarrow \operatorname{dst}(0)\)
\(\operatorname{dst}(7) \leftarrow \operatorname{dst}(0)\)
\(\operatorname{dst}(\mathrm{n}) \leftarrow \operatorname{dst}(\mathrm{n}+1), \mathrm{n}=0-6\)
The contents of the destination operand are rotated right one bit position. The initial value of bit 0 (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).

Figure 54 shows how bits rotate right.


Figure 54. Rotate Right

Flags C Set if the bit rotated from the least significant bit position (bit 0 ) is 1 .
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|cccc} 
& Bytes & Cycles \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 4 & E0 & R \\
\hline
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=31 \mathrm{~h}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), and register \(02 \mathrm{~h}=17 \mathrm{~h}\).
\begin{tabular}{lll}
\(R R\) & \(00 h\) & Register 00h \(=98 \mathrm{~h}, \mathrm{C}=1\) \\
\(R R\) & \(@ 01 \mathrm{~h}\) & Register \(01 \mathrm{~h}=02 \mathrm{~h}\), register 02h \(=8 \mathrm{Bh}, \mathrm{C}=1\)
\end{tabular}

In the first example, if general register 00 h contains the value 31 h (00110001b), the RR 00h statement rotates this value one bit position to the right. The initial value of bit 0 is moved to bit 7 , leaving the new value 98 h (10011000b) in the destination register. The initial bit 0 also resets the C flag to 1 and the sign flag and overflow flag are also set to 1 .

\section*{Rotate Right through Carry}

RRC dst
Operation \(\quad \operatorname{dst}(7) \leftarrow \mathrm{C}\)
\(\mathrm{C} \leftarrow \mathrm{dst}(0)\)
\(\operatorname{dst}(\mathrm{n}) \leftarrow \operatorname{dst}(\mathrm{n}+1), \mathrm{n}=0-6\)
The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit 0 (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).

Figure 55 shows how bits rotate right through carry.


Figure 55. Rotate Right through Carry

Flags
C Set if the bit rotated from the least significant bit position (bit 0 ) is 1 .
Z Set if the result is 0 cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Set if arithmetic overflow occurred, i.e., if the sign of the destination changed during rotation; cleared otherwise.
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 4 & C 0 & R \\
\hline
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=55 \mathrm{~h}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), register \(02 \mathrm{~h}=17 \mathrm{~h}\), and \(\mathrm{C}=0\).
\[
\begin{array}{lll}
\text { RRC } & 00 \mathrm{~h} & \text { Register } 00 \mathrm{~h}=2 \mathrm{Ah}, \mathrm{C}=1 \\
\text { RRC } & @ 01 \mathrm{~h} & \text { Register } 01 \mathrm{~h}=02 \mathrm{~h}, \text { register } 02 \mathrm{~h}=0 \mathrm{Bh}, \mathrm{C}=1
\end{array}
\]

In the first example, if general register 00 h contains the value 55 h (01010101b), the RRC 00h statement rotates this value one bit position to the right. The initial value of bit 0 (1) replaces the carry flag and the initial value of the C flag (1) replaces bit 7. This leaves the new value 2Ah (00101010b) in destination register 00 h . The sign flag and overflow flag are both cleared to 0 .

\section*{Select Bank0}

\section*{SBO}

Operation \(\quad\) BANK \(\leftarrow 0\)
The SB0 instruction clears the bank address flag in the Flags Register (FLAGS.0) to logic 0, selecting Bank0 register addressing in the Set1 area of the register file.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 & 4 F
\end{tabular}

Example The SBO statement clears FLAGS. 0 to 0, selecting Bank0 register addressing.

\section*{Select Bank1}

SB1
Operation \(\quad\) BANK \(\leftarrow 1\)
The SB1 instruction sets the bank address flag in the Flags Register (FLAGS.0) to logic 1, selecting Bank1 register addressing in the Set1 area of the register file. (Bank1 is not implemented in some KS88-series microcontrollers.)

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 & 5 F
\end{tabular}

Example The SB1 statement sets FLAGS. 0 to 1, selecting Bank1 register addressing, if implemented.

\section*{Subtract with Carry}

SBC
dst, src
Operation
dst \(\leftarrow \mathrm{dst}-\mathrm{src}-\mathrm{c}\)
The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored inthe destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operandto the destination operand. In multiple precision arithmetic, this instruction permits the carry borrow from the subtraction of the low-order operands to be subtracted from the subtraction of highorder operands.

Flags
C Set if a borrow occurred (src > dst); cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred, i.e., if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.
D Always set to 1 .
H Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a borrow.

Format


Example Assume that \(\mathrm{R} 1=10 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}, \mathrm{C}=1\), register \(01 \mathrm{~h}=20 \mathrm{~h}\), register \(02 \mathrm{~h}=\) 03 h and register \(03 \mathrm{~h}=0 \mathrm{Ah}\).
SBC R1, R2
R1 = 0Ch, R2 = 03h
SBC R1, @R2
\(R 1=05 h, R 2=03 \mathrm{~h}\), register 03h \(=0 \mathrm{Ah}\)
SBC 01h, 02h
Register 01h = 1Ch, register 02h \(=03 \mathrm{~h}\)
\begin{tabular}{lll} 
SBC & \(01 \mathrm{~h}, \mathrm{@}\) @ 2 h & \begin{tabular}{l} 
Register \(01 \mathrm{~h}=15 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=\) \\
\(0 A h\)
\end{tabular} \\
SBC & \(01 \mathrm{~h}, \# 8 \mathrm{Ah}\) & Register \(01 \mathrm{~h}=95 \mathrm{~h} ; \mathrm{C}, \mathrm{S}\), and \(\mathrm{V}=1\)
\end{tabular}

In the first example, if working register R1 contains the value 10 h and register R2 the value 03 h , the SBC R1, R2 statement subtracts the source value ( 03 h ) and the C flag value (1) from the destination ( 10 h ) and then stores the result ( 0 Ch ) in register R1.

\section*{Set Carry Flag}

\section*{SCF}

Operation \(\quad \mathrm{C} \leftarrow 1\)
The carry flag (C) is set to logic 1, regardless of its previous value.
Flags
C Set to 1 .
No other flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 & DF
\end{tabular}

Example The SCF statement sets the carry flag to logic 1.

\section*{Shift Right Arithmetic}

SRA
Operation
dst
\(\operatorname{dst}(7) \leftarrow \operatorname{dst}(7)\)
\(\mathrm{C} \leftarrow \operatorname{dst}(0)\)
\(\operatorname{dst}(\mathrm{n}) \leftarrow \operatorname{dst}(\mathrm{n}+1), \mathrm{n}=0-6\)
An arithmetic shift-right of one bit position is performed on the destination operand. Bit 0 (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.

Figure 56 shows how bits shift right.


Figure 56. Shift Right

Flags

Format
C Set if the bit shifted from the LSB position (bit 0 ) is 1 .
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Always cleared to 0 .
D Unaffected.
H Unaffected.
\begin{tabular}{|c|c|cccc} 
& Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} & \begin{tabular}{c} 
Address Mode \\
dst
\end{tabular} \\
\hline opc & dst & 2 & 4 & D0 & R \\
\hline
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=9 \mathrm{Ah}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=0 \mathrm{BCh}\), and \(\mathrm{C}=1\).
\begin{tabular}{lll} 
SRA & \(00 h\) & Register \(00 \mathrm{~h}=0 \mathrm{CD}, \mathrm{C}=0\) \\
SRA & @02h & Register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=0 \mathrm{DEh}, \mathrm{C}=0\)
\end{tabular}

In the first example, if general register 00 h contains the value 9 Ah (10011010B), the SRA 00h statement shifts the bit values in register 00h right one bit position. Bit \(0(0)\) clears the C flag and bit \(7(1)\) is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0 CDh (11001101b) in destination register 00 h .

\section*{Set Register Pointer}

SRP
src
SRP0
SRP1 src
Operation
If \(\operatorname{src}(1)=1\) and \(\operatorname{src}(0)=0\) then:
If \(\operatorname{src}(1)=1\) and \(\operatorname{src}(0)=0\) then:
If \(\operatorname{src}(1)=1\) and \(\operatorname{src}(0)=0\) then:
\begin{tabular}{ll} 
RP0 (3-7) & \(\operatorname{src}(3-7)\) \\
RP1(3-7) & \(\operatorname{src}(3-7)\) \\
RPO (4-7) & \(\operatorname{src}(4-7)\) \\
RP0 (3) & 0 \\
RP1 (4-7) & \(\operatorname{src}(4-7)\) \\
RP1 (3) & 1
\end{tabular}

The sources data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1. Bits 3-7 of the selected register pointer are written unless both register pointers are selected. RP0.3 is then cleared to logic 0 and RP1.3 is set to logic 1.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{cccc} 
Bytes & Cycles & Op Code & Address Mode \\
& & (Hex) & src \\
2 & 4 & 31 & IM
\end{tabular}

Example The SRP \#40h statement sets register pointer 0 (RP0) at location 0D 6 h to 40 h and register pointer 1 (RP1) at location 0 D 7 h to 48 h .
The SRPO \#50h statement sets RP0 to 50 h , and the SRP1 \#68h statement sets RP1 to 68 h .

\section*{Stop Operation}

\section*{STOP}

Operation The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop Mode. During Stop Mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop Mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags \(\quad\) No flags are affected.
Format
\begin{tabular}{ccccc} 
Bytes & Cycles & Op Code & \multicolumn{2}{c}{ Address Mode } \\
& & (Hex) & dst & src \\
1 & 4 & 7 F & - & -
\end{tabular}

Example The STOP statement halts all microcontroller operations.

\section*{Subtract}

\section*{SUB \\ dst, src}

Operation
dst \(\leftarrow\) dst - src
The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags C Set if a borrow occurred; cleared otherwise.
Z Set if the result is 0 ; cleared otherwise.
\(\mathbf{S}\) Set if the result is negative; cleared otherwise.
V Set if arithmetic overflow occurred, i.e., if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
D Always set to 1.
H Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a borrow.

Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & & Bytes & Cycles & \begin{tabular}{l}
Op Code \\
(Hex)
\end{tabular} & Add & src \\
\hline opc & dst | sic & & \multirow[t]{2}{*}{2} & 4 & 22 & r & r \\
\hline & & & & 6 & 23 & \(r\) & Ir \\
\hline opc & src & dst & \multirow[t]{2}{*}{3} & 6 & 24 & R & R \\
\hline & & & & 6 & 25 & R & IR \\
\hline opc & dst & src & 3 & 6 & 26 & R & IM \\
\hline
\end{tabular}

Example Assume that R1 \(=12 \mathrm{~h}, \mathrm{R} 2=03 \mathrm{~h}\), register \(01 \mathrm{~h}=21 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), register \(03 \mathrm{~h}=0 \mathrm{Ah}\).
\begin{tabular}{lll} 
SUB & \(R 1, R 2\) & \(R 1=0 F h, R 2=03 h\) \\
SUB & \(R 1, @ R 2\) & \(R 1=08 h, R 2=03 \mathrm{~h}\) \\
SUB & \(01 \mathrm{~h}, 02 \mathrm{~h}\) & Register \(01 \mathrm{~h}=1 \mathrm{Eh}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
SUB & \(01 \mathrm{~h}, @ 02 \mathrm{~h}\) & Register \(01 \mathrm{~h}=17 \mathrm{~h}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\) \\
SUB & \(01 \mathrm{~h}, \# 90 \mathrm{~h}\) & Register \(01 \mathrm{~h}=91 \mathrm{~h} ; \mathrm{C}, \mathrm{S}\), and \(V=1\) \\
SUB & \(01 \mathrm{~h}, \# 65 \mathrm{~h}\) & Register \(01 \mathrm{~h}=0 \mathrm{Ch} ; \mathrm{C}\) and \(\mathrm{S}=1, \mathrm{~V}=0\)
\end{tabular}

In the first example, if working register R1 contains the value 12 h and if register R2 contains the value 03 h , the SUB R1, R2 statement subtracts the source value ( 03 h ) from the destination value ( 12 h ) and stores the result ( 0 Fh ) in destination register R1.

\section*{Swap Nibbles}

SRA
Operation
\(\mathrm{dst}(0-3) \leftrightarrow \operatorname{dst}(4-7)\)
The contents of the lower four bits and upper four bits of the destination operand are swapped.

Figure 57 shows how to swap nibbles.


Figure 57. Swap Nibbles
\begin{tabular}{lll} 
Flags & C & Undefined. \\
& Z & Set if the result is 0; cleared otherwise. \\
& S & Set if the result bit 7 is set; cleared otherwise. \\
& V & Undefined. \\
& D & Unaffected. \\
H & Unaffected.
\end{tabular}

Format
\begin{tabular}{cccc} 
Bytes & Cycles & Op Code & Address Mode \\
(Hex) & dst
\end{tabular}

Example Assume that Register \(00 \mathrm{~h}=3 \mathrm{Eh}\), register \(02 \mathrm{~h}=03 \mathrm{~h}\), and register \(03 \mathrm{~h}=0 \mathrm{~A} 4 \mathrm{~h}\).
```

SWAP 00h Register 00h = 0E3h
SWAP @02h Register 02h = 03h, register 03h = 4Ah

```

In the first example, if general register 00 h contains the value 3 Eh (00111110b), the SWAP 00h statement swaps the lower and upper four bits (nibbles) in the 00 h register, leaving the value 0 E 3 h (11100011b).

\section*{Test Complement under Mask}

TCM
Operation

Flags

Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & & Bytes & Cycles & Op Code (Hex) & Add &  \\
\hline opc & dst | S & & \multirow[t]{2}{*}{2} & 4 & 62 & \(r\) & r \\
\hline & & & & 6 & 63 & \(r\) & Ir \\
\hline \multirow[t]{2}{*}{opc} & SrC & dst & \multirow[t]{2}{*}{3} & 6 & 64 & R & R \\
\hline & & & & 6 & 65 & R & IR \\
\hline opc & dst & SrC & 3 & 6 & 66 & R & IM \\
\hline
\end{tabular}

Assume that \(\mathrm{R} 0=0 \mathrm{C} 7 \mathrm{~h}, \mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=12 \mathrm{~h}\), register \(00 \mathrm{~h}=2 \mathrm{Bh}\), register 01 h \(=02 \mathrm{~h}\) and register \(02 \mathrm{~h}=23 \mathrm{~h}\).

TCM R0, R1 \(\quad \mathrm{RO}=0 \mathrm{C} 7 \mathrm{~h}, \mathrm{R} 1=02 \mathrm{~h}, \mathrm{Z}=1\)
TCM R0, @R1 R0 = 0C7h, R1 = 02h, register 02h = 23h, Z = 0
TCM 00h, 01h Register 00h \(=2 B h\), register 01h \(=02 h, Z=1\)
TCM 00h, @01h Register 00h = 2Bh, register 01h = 02h, register 02h
= 23h, Z = 1
TCM 00h, \#34 Register 00h \(=2 B h, Z=0\)

In the first example, if working register R0 contains the value 0 C 7 h (11000111b) and register R1 the value 02 h ( 00000010 b ), the TCM R0, R1 statement tests bit 1 in the destination register for a 1 value. Because the mask value corresponds to the test bit, the Z flag is set to logic 1 and can be tested to determine the result of the TCM operation.

\section*{Test Under Mask}

TM
dst, src
Operation
dst AND src
This instruction tests selected bits in the destination operand for a logic 0 value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero ( Z ) flag can then be checked to determine the result. The destination and source operands are unaffected.

\section*{Flags}

Format


\section*{Example Assume that \(\mathrm{R} 0=0 \mathrm{C} 7 \mathrm{~h}, \mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=18 \mathrm{~h}\), register \(00 \mathrm{~h}=2 \mathrm{Bh}\), register 01 h} \(=02 \mathrm{~h}\) and register \(02 \mathrm{~h}=23 \mathrm{~h}\).
\begin{tabular}{lll} 
TM & \(R 0, R 1\) & \(R 0=0 C 7 h, R 1=02 h, Z=0\) \\
TM & \(R 0, @ R 1\) & \(R 0=0 C 7 h, R 1=02 h\), register \(02 h=23 h, Z=0\) \\
TM & \(00 h, 01 \mathrm{~h}\) & Register \(00 \mathrm{~h}=2 B h\), register \(01 \mathrm{~h}=02 \mathrm{~h}, \mathrm{Z}=0\) \\
TM & \(00 \mathrm{~h}, @ 01 \mathrm{~h}\) & \begin{tabular}{l} 
Register \(00 \mathrm{~h}=2 \mathrm{Bh}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), register 02 h \\
\(=23 \mathrm{~h}, \mathrm{Z}=0\)
\end{tabular} \\
TM & \(00 \mathrm{~h}, \# 54\) & Register \(00 \mathrm{~h}=2 \mathrm{Bh}, \mathrm{Z}=1\)
\end{tabular}

In the first example, if working register R0 contains the value 0 C 7 h (11000111b) and register R1 the value 02 h (00000010b), the TM R0, R1
statement tests bit 1 in the destination register for a 0 value. Because the mask value does not match the test bit, the Z flag is cleared to logic 0 and can be tested to determine the result of the TM operation.

\section*{Wait for Interrupt}

\section*{WFI}

Operation The CPU is effectively halted until an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.

Flags No flags are affected.
Format
\begin{tabular}{ccc} 
Bytes & Cycles & \begin{tabular}{c} 
Op Code \\
(Hex)
\end{tabular} \\
1 & 4 n & 3 F
\end{tabular}

Example Figure 58 presents a sample program structure that depicts the sequence of operations that follow a WFI statement.


Figure 58. Sample Program Structure

\section*{Logical Exclusive OR}

\section*{XOR dst, src}

Operation
dst \(\leftarrow\) dst XOR src
The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a 1 bit being stored whenever the corresponding bits in the operands are different; otherwise, a 0 bit is stored.

\section*{Flags}

C Unaffected.
Z Set if the result is 0 ; cleared otherwise.
S Set if the result bit 7 is set; cleared otherwise.
V Always reset to 0 .
D Unaffected.
H Unaffected.
Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline opc & dst \| sr & & \multirow[t]{2}{*}{2} & 4 & B2 & \(r\) & r \\
\hline & & & & 6 & B3 & r & Ir \\
\hline opc & src & dst & \multirow[t]{2}{*}{3} & 6 & B4 & R & R \\
\hline & & & & 6 & B5 & R & IR \\
\hline opc & dst & src & 3 & 6 & B6 & R & IM \\
\hline
\end{tabular}

Example Assume that \(\mathrm{R} 0=0 \mathrm{C} 7 \mathrm{~h}, \mathrm{R} 1=02 \mathrm{~h}, \mathrm{R} 2=18 \mathrm{~h}\), register \(00 \mathrm{~h}=2 \mathrm{Bh}\), register 01 h \(=02 \mathrm{~h}\) and register \(02 \mathrm{~h}=23 \mathrm{~h}\).
\begin{tabular}{lll} 
XOR & \(R 0, R 1\) & \(R 0=0 C 5 h, R 1=02 h\) \\
XOR & \(R 0, @ R 1\) & \(R 0=0 E 4 h, R 1=02 h\), register \(02 h=23 \mathrm{~h}\) \\
XOR & \(00 h, 01 \mathrm{~h}\) & Register \(00 \mathrm{~h}=29 \mathrm{~h}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\) \\
XOR & \(00 \mathrm{~h}, @ 01 \mathrm{~h}\) & Register \(00 \mathrm{~h}=08 \mathrm{~h}\), register \(01 \mathrm{~h}=02 \mathrm{~h}\), register \(02 \mathrm{~h}=23 \mathrm{~h}\) \\
XOR & \(00 \mathrm{~h}, \# 54 \mathrm{~h}\) & Register \(00 \mathrm{~h}=7 \mathrm{Fh}\)
\end{tabular}

In the first example, if working register R0 contains the value 0 C 7 h and if register R1 contains the value 02 h , the \(X O R R 0, R 1\) statement logically exclusiveORs the R1 value with the R0 value and stores the result ( 0 C 5 h ) in the destination register R0.

\section*{Chapter 8. Clock Circuit}

The S3F8S5A microcontroller features two oscillator circuits: a main clock and a subclock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. The maximum CPU clock frequency of the S3F8S5A MCU is determined by the settings in the CLKCON Register. These main oscillator circuits are shown in Figures 59 through 63.


Figure 59. Crystal/Ceramic Oscillator ( \(\mathrm{f}_{\mathrm{x}}\) )


Figure 60. External Oscillator \(\left(\mathrm{f}_{\mathrm{x}}\right)\)


Figure 61. RC Oscillator \(\left(\mathrm{f}_{\mathrm{X}}\right)\)


Figure 62. Crystal Oscillator ( \(\mathrm{f}_{\mathrm{XT}}\) )


Figure 63. External Oscillator ( \(\mathrm{f}_{\mathrm{XT}}\) )

\subsection*{8.1. System Clock Circuit}

The system clock circuit features the following components:
- External crystal, ceramic resonator, RC oscillation source, or an external clock source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock ( \(\mathrm{f}_{\mathrm{XX}}\) divided by \(1,2,8\), or 16 )
- System Clock Control (CLKCON) Register
- Oscillator Control (OSCCON) and Stop Control (STPCON) registers

\subsection*{8.2. CPU Clock Notation}

In this document, the following notations are used to describe the CPU clock:
- \(\mathrm{f}_{\mathrm{X}}=\) Main clock
- \(\mathrm{f}_{\mathrm{XT}}=\) Subclock
- \(\mathrm{f}_{\mathrm{XX}}=\) Selected system clock

\subsection*{8.3. Clock Status During Power-Down Modes}

Two power-down modes, Stop Mode and Idle Mode, affect the system clock as follows:
- In Stop Mode, the main oscillator is halted. Stop Mode is released, and the oscillator is started, by a reset operation or an externalinterrupt (with an RC delay noisefilter), and can also be released by internal interrupt when the subsystem oscillator is running and the watch timer is operating with the subsystem clock.
- In Idle Mode, the internal clod signal is gated to the CPU, but not to the interruptstructure, timers, and timer/counters. Idle Mode is released by a reset or by an external or internal interrupt.

A block diagram of the system clock circuit is shown in Figure 64.


Figure 64. System Clock Circuit Diagram

\subsection*{8.4. System Clock Control Register}

The System Clock Control (CLKCON) Register, shown in Table 32, is located at address D4h, Set1. This register is read/write-addressable and offers an oscillator frequency divide-by value.

After the main oscillator is activated, \(\mathrm{f}_{\mathrm{XX}} / 16\) (the slowest clock speed) is selected as the CPU clock. If necessary, the CPU clock speed can be increased to \(\mathrm{f}_{\mathrm{XX}} / 8, \mathrm{f}_{\mathrm{XX}} / 2\), or \(\mathrm{f}_{\mathrm{XX}} / 1\).

Table 32. System Clock Control Register (CLKCON; Set1)


\subsection*{8.5. Oscillator Control Register}

The Oscillator Control (OSCCON) Register, shown in Table 33, is located in Set1, Bank0, at address FAh. It is read/write addressable and offers the following functions:
- System clock selection
- Main oscillator control
- Suboscillator control

Table 33. Oscillator Control Register (OSCCON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & - & - & - & - & 0 & 0 & - & 0 \\
\hline R/W & - & - & - & - & R/W & R/W & - & R/W \\
\hline Address & & & & & & & & \\
\hline Mode & & & & & ng Mo & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{Reserved} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Main Oscillator Control Bit \\
0: Main oscillator RUN. \\
1: Main oscillator STOP.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Suboscillator Control Bit \\
0: Suboscillator RUN. \\
1: Suboscillator STOP.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{Reserved} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
System Clock Selection Bit \\
0 : Select main oscillator for system clock. \\
1: Select suboscillator for system clock.
\end{tabular}} \\
\hline
\end{tabular}

The OSCCON. 0 register settings select the main clock or the subclock as the system clock. After a reset, the main clock is selected for the system clock because the reset value of OSCCON. 0 is 0 .

The main oscillator can be stopped or runby setting OSCCON.3. The suboscillator can be stopped or run by setting OSCCON.2.

\subsection*{8.6. Stop Control Register}

The Stop Control (STPCON) Register, shown in Table 34, is located in Set 1, Bank0, at address EDh. It is read/write addressable and offers an enable/disable STOP instruction. After a reset, this STOP instruction is disabled, because the value of STPCON is other values.

Table 34. Stop Control Register (STPCON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Stop Control Bits* \\
10100101: Enable stop instruction. \\
All other values: disable stop instruction.
\end{tabular}} \\
\hline
\end{tabular}

Note: *Before executing a stop instruction, this STPCON Register must be set as 10100101b; otherwise, the stop instruction will not execute, and a reset will be generated.

If necessary, the STOP instruction can be used by setting the value of STPCON to 10100101b, as shown in the following example, which shows how to enter Stop Mode when a main clock is selected as the system clock.

\section*{Example}
\begin{tabular}{lll} 
LD & STOPCON, \#1010010b & ; Enable STOP instruction \\
STOP & & ; Enter Stop Mode \\
NOP & & \\
NOP & & \\
NOP & & Release STOP mode \\
LD & STOPCON, \#00000000b & ; Disable STOP instruction
\end{tabular}

\subsection*{8.7. Switching the CPU Clock}

Data loading in the Oscillator Control (OSCCON) Register determines whether a main clock or a subclock is selected as the CPU clock, and also how this frequency is to be
divided by setting CLKCON. As a result, it is possible to dynamically switch between main and subclocks and to modify operating frequencies.

OSCCON. 0 selects the main clock ( \(\mathrm{f}_{\mathrm{X}}\) ) or the subclock ( \(\mathrm{f}_{\mathrm{XT}}\) ) for the CPU clock. OSCCON 3 starts or stops the main clock oscillation, and OSCCON. 2 starts or stops the subclock oscillation. CLKCON.4-. 3 controls the frequency divider circuit and divides the selected \(f_{X X}\) clock by \(1,2,8\), and 16 . If the subclock ( \(f_{X T}\) ) is selected as the system clock, CLKCON. 4-. 3 must be set to 11 .

As an example, if you are using the default CPU clock (i.e., under normal operating mode and with a main clock of \(\mathrm{f}_{\mathrm{X}} / 16\) ) and you want to switch from the \(\mathrm{f}_{\mathrm{X}}\) clock to a subclock and to stop the main clock, you must set CLKCON.4-. 3 to 11, OSCCON. 0 to 1, and OSCCON. 3 to 1 in sequence. As a result, the clock is switched from \(f_{X}\) to \(f_{X T}\), and main clock oscillation is stopped.
The following example presents the steps that must be taken to switch from a subclock to the main clock. First, set OSCCON. 3 to 0 to enable main clock oscillation. Next, after a certain number of machine cycles have elapsed, select the main clock by setting OSCCON. 0 to 0 .
Example 1. The following example shows how to change from the main clock to the subclock.
\begin{tabular}{lll} 
MA2SUB OR & CLKCON, \#18h & ; Nondivided clock for system clock \\
LD & OSCCON, \#01h & ; Switches to the subclock \\
CALL & DLY16 & ; Delay 16 ms \\
OR & OSCCON, \#08h & ; Stop the main clock oscillation RET
\end{tabular}

Example 2. This next example shows how to change from the subclock to the main clock.
```

SUB2MA AND OSCCON,\#07h ; Start the main clock oscillation
CALL DLY16 ; Delay 16 ms
AND OSCCON,\#06h ; Switch to the main clock
RET
DLY16 SRP \#0COh
LD
DEL NOP
R0,\#20h
DJNZ R0,DEL
RET

```

\section*{Chapter 9. Reset and Power-Down}

This chapter discusses system reset and power-down modes.

\subsection*{9.1. System Reset}

During a power-on reset, the voltage at \(\mathrm{V}_{\mathrm{DD}}\) goes High and the nRESET pin is forced Low. The nRESET signal is input through a Schmitt trigger circuit, where it is synchronized with the CPU clock. This procedure brings the S3F8S5A MCU into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the nRESET pin must be held Low for a minimum time interval after the power supply comes within tolerance. The minimum required time of a reset operation for oscillation stabilization is one millisecond.

Whenever a reset occurs during normal operation (i.e., when both \(\mathrm{V}_{\mathrm{DD}}\) and nRESET are High), the nRESET pin is forced Low, and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values. In summary, the following sequence of events occurs during a reset operation:
- All interrupts are disabled.
- The watchdog (basic timer) function is enabled.
- Ports 0-4 are set to Input Mode, and all pull-up resistors are disabled for the I/O port.
- Peripheral control and data register settings are disabled and reset to their default hardware values.
- The program counter \((\mathrm{PC})\) is loaded with the 0100 h program reset address within ROM.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored at ROM location 0100h (and at 0101h) is fetched and executed in Normal Mode by the Smart Option.
- The reset address in ROM can be changed by the Smart Option in the S3F8S5A fullflash device. Refer to the Embedded Flash Memory Interface chapter on page 334 to learn more.

\subsection*{9.1.1. Normal Mode Reset Operation}

In Normal Mode, the Test pin is tied to \(\mathrm{V}_{\mathrm{SS}}\). A reset enables access to the 16 KB on-chip ROM; the external interface is not automatically configured.

\begin{abstract}
Note: To program the duration of the oscillation stabilization interval, make the appropriate settings to the Basic Timer Control (BTCON) Register before entering Stop Mode. Additionally, if not using the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), it can be disabled by writing 1010b to the upper nibble of BTCON.
\end{abstract}

\subsection*{9.1.2. Hardware Reset Values}

Tables 35 through 38 list the reset values for the CPU and system registers, the peripheral control registers, and the peripheral data registers following a reset operation. The following notation is used to represent these reset values:
- A 1 or a 0 shows the reset bit value as logic 1 or \(\operatorname{logic} 0\), respectively
- An x means that the bit value is undefined after a reset
- A dash (-) means that thebit is either not used or not mapped (however, a 0 is read from the bit position)

Table 35. Set1 Register Values After RESET
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \multicolumn{12}{|l|}{Locations DOh-D2h are not mapped.} \\
\hline Basic Timer Control & BTCON & 211 & D3h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline System Clock Control & CLKCON & 212 & D4h & 0 & - & - & 0 & 0 & - & - & - \\
\hline System Flags & FLAGS & 213 & D5h & x & x & x & x & X & x & 0 & 0 \\
\hline Register Pointer 0 & RP0 & 214 & D6h & 1 & 1 & 0 & 0 & 0 & - & - & - \\
\hline Register Pointer 1 & RP1 & 215 & D7h & 1 & 1 & 0 & 0 & 1 & - & - & - \\
\hline Stack Pointer (High Byte) & SPH & 216 & D8h & X & X & x & x & X & X & x & x \\
\hline Stack Pointer (Low Byte) & SPL & 217 & D9h & x & x & x & x & x & x & x & x \\
\hline Instruction Pointer (High Byte) & IPH & 218 & DAh & X & x & x & x & x & X & x & x \\
\hline Instruction Pointer (Low Byte) & IPL & 219 & DBh & x & x & x & x & x & x & x & x \\
\hline Interrupt Request & IRQ & 220 & DCh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Interrupt Mask & IMR & 221 & DDh & X & x & x & X & X & x & x & x \\
\hline \multicolumn{12}{|l|}{Notes:} \\
\hline \begin{tabular}{l}
1. An \(x\) means that the bit value \\
2. A dash (-) means that the bit
\end{tabular} & ndefined follow neither used no & \begin{tabular}{l}
eset. \\
ped, b
\end{tabular} & & & & & & & & & \\
\hline
\end{tabular}

196

Table 35. Set1 Register Values After RESET (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline System Mode & SYM & 222 & DEh & 0 & - & - & x & x & x & 0 & 0 \\
\hline Register Page & PP & 223 & DFh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Notes:
1. An \(x\) means that the bit value is undefined following reset.
2. A dash \((-)\) means that the bit is neither used nor mapped, but the bit is read as 0 .

Table 36. Set1, Bank0 Register Values After Reset
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline A/D Converter Data (High Byte) & ADDATAH & 208 & DOh & x & x & x & x & x & x & x & x \\
\hline A/D Converter Data (Low Byte) & ADDATAL & 209 & D1h & - & - & - & - & - & - & X & X \\
\hline A/D Converter Control & ADCON & 210 & D2h & - & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer A Counter & TACNT & 224 & E0h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer A Data & TADATA & 225 & E1h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer A Control & TACON & 226 & E2h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer B Control & TBCON & 227 & E3h & - & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer B Data (High Byte) & TBDATAH & 228 & E4h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer B Data (Low Byte) & TBDATAL & 229 & E5h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer B Clock Selection Register & TBCLKS & 230 & E6h & - & - & - & - & - & 0 & 0 & 0 \\
\hline SIO Control & SIOCON & 231 & E7h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline SIO Data & SIODATA & 232 & E8h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline SIO Prescaler & SIOPS & 233 & E9h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer C Counter & TCCNT & 234 & EAh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer C Data & TCDATA & 235 & EBh & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer C Control & TCCON & 236 & ECh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Stop Control & STPCON & 237 & EDh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline UART0 Control (High Byte) & UARTOCONH & 238 & EEh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline UART0 Control (Low Byte) & UART0CONL & 239 & EFh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline UART0 Data & UDATAO & 240 & FOh & x & x & x & x & x & x & x & X \\
\hline UART0 Baud Rate Data & BRDATAO & 241 & F1h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline UART1 Control (High Byte) & UART1CONH & 242 & F2h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline UART1 Control (Low Byte) & UART1CONL & 243 & F3h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Table 36. Set1, Bank0 Register Values After Reset (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline UART1 Data & UDATA1 & 244 & F4h & x & x & x & x & X & x & x & x \\
\hline UART1 Baud Rate Data & BRDATA1 & 245 & F5h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Flash Memory Sector Address (High Byte) & FMSECH & 246 & F6h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Flash Memory Sector Address (Low Byte) & FMSECL & 247 & F7h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Flash Memory User Programming Enable & FMUSR & 248 & F8h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Flash Memory Control & FMCON & 249 & F9h & 0 & 0 & 0 & 0 & 0 & - & - & 0 \\
\hline Oscillator Control & OSCCON & 250 & FAh & - & - & - & - & 0 & 0 & - & 0 \\
\hline Interrupt pending & INTPND & 251 & FBh & - & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Basic Timer Counter & BTCNT & 253 & FDh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline \multicolumn{12}{|l|}{Location FEh is not mapped.} \\
\hline Interrupt Priority & IPR & 255 & FFh & x & x & x & x & x & X & x & x \\
\hline
\end{tabular}

Table 37. Set1, Bank1 Register and Values After RESET
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Port 0 Control & POCON & 208 & DOh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 0 Pull-up Resistor Enable & POPUR & 209 & D1h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 n-Channel Open-Drain Mode & PNE1 & 210 & D2h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Control (High Byte) & P1CONH & 224 & EOh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Control (Low Byte) & P1CONL & 225 & E1h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Pull-up Resistor Enable & P1PUR & 226 & E2h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Interrupt Control & P1INT & 227 & E3h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Interrupt Pending & P1PND & 228 & E4h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 2 n-Channel Open-Drain Mode & PNE2 & 229 & E5h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 2 Control (High Byte) & P2CONH & 230 & E6h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 2 Control (Low Byte) & P2CONL & 231 & E7h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline \begin{tabular}{l}
Notes: \\
1. An \(x\) means that the bit value is \\
2. A dash (-) means that the bit is n
\end{tabular} & ndefined follo neither used nor & eset. & & & & & & & & & \\
\hline
\end{tabular}

Table 37. Set1, Bank1 Register and Values After RESET (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Port 2 Pull-Up Resistor Enable & P2PUR & 232 & E8h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 n-Channel Open-Drain Mode & PNE3 & 233 & E9h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 Control (High Byte) & P3CONH & 234 & EAh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 Control (Mid Byte) & P3CONM & 235 & EBh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 Control (Low Byte) & P3CONL & 236 & ECh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 Pull-Up Resistor Enable & P3PUR & 237 & EDh & - & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 4 Control (High Byte) & P4CONH & 238 & EEh & - & - & - & 0 & 0 & 0 & 0 & 0 \\
\hline Port 4 Control (Low Byte) & P4CONL & 239 & EFh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 0 Data & P0 & 240 & FOh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 1 Data & P1 & 241 & F1h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 2 Data & P2 & 242 & F2h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 3 Data & P3 & 243 & F3h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 4 Data & P4 & 244 & F4h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 4 Pull-up Resistor Enable & P4PUR & 245 & F5h & - & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Port 4 n-Channel Open-Drain Mode & PNE4 & 246 & F6h & - & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Pattern Generation Control & PGCON & 247 & F7h & - & - & - & - & 0 & 0 & 0 & 0 \\
\hline Pattern Generation Data & PGDATA & 248 & F8h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline LCD Control & LCON & 249 & F9h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline LCD Mode Control & LMOD & 250 & FAh & 0 & 0 & 0 & 0 & - & - & - & 0 \\
\hline Battery Level Detection Control & BLDCON & 251 & FBh & - & - & - & - & 0 & 0 & 0 & 0 \\
\hline Watch Timer Control & WTCON & 252 & FCh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline \multicolumn{12}{|l|}{Locations FDh-FFh are not mapped.} \\
\hline \multicolumn{12}{|l|}{Notes:} \\
\hline \multicolumn{12}{|l|}{\begin{tabular}{l}
1. An \(x\) means that the bit value is undefined following reset. \\
2. A dash (-) means that the bit is neither used nor mapped, but the bit is read as 0 .
\end{tabular}} \\
\hline
\end{tabular}

Table 38. Page 4 Register Values After RESET
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Register Name} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Address} & \multicolumn{8}{|c|}{Bit Values After Reset} \\
\hline & & Dec & Hex & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset Source Indicating & RESETID & 0 & \multicolumn{9}{|c|}{See Table 40 on page 200} \\
\hline Timer D0 Control & TDOCON & 1 & 01h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer D0 Counter (High Byte) & TDOCNTH & 2 & 02h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer D0 Counter (Low Byte) & TDOCNTL & 3 & 03h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer D0 Data (High Byte) & TDODATAH & 4 & 04h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer D0 Data (Low Byte) & TDODATAL & 5 & 05h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer D1 Counter (High Byte) & TD1CNTH & 6 & 06h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer D1 Counter (Low Byte) & TD1CNTL & 7 & 07h & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline Timer D1 Data (High Byte) & TD1DATAH & 8 & 08h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer D1 Data (Low Byte) & TD1DATAL & 9 & 09h & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline Timer D1 Control & TD1CON & 10 & OAh & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

\subsection*{9.2. Reset Source Indicating Register}

The contents of the Reset Source Indicating (RESETID) Register are described in Table 39. The state of the RESETID depends on the source of the reset; see Table 40.

Table 39. Reset Source Indicating Register (RESETID; Page 4)


Table 40. State of RESETID
\begin{tabular}{lllllllll}
\hline Bit & \(\mathbf{7}\) & \(\mathbf{6}\) & \(\mathbf{5}\) & \(\mathbf{4}\) & \(\mathbf{3}\) & \(\mathbf{2}\) & \(\mathbf{1}\) & \(\mathbf{0}\) \\
\hline LVR & - & - & - & 0 & - & 0 & 1 & - \\
\hline WDT, nReset & - & - & - & 3 & - & 3 & 2 & - \\
\hline
\end{tabular}

Notes:
1. To clear an indicating register, write a 0 to the indicating flag bit. Writing a 1 to a reset-indicating flag (RESETID.1-. 2 and .4) has no effect.
2. Not affected by any other reset.
3. Bits corresponding to sources that are active at the time of reset will be set.

\subsection*{9.3. Power-Down Modes}

This section describes the following power-down modes:
- Stop Mode
- Idle Mode

\subsection*{9.3.1. Stop Mode}

Stop Mode is invoked by executing the STOP instruction after setting the Stop Control (STOPCON) Register. In Stop Mode, the operation of the CPU and all peripherals is halted. Essentially, the on-chip main oscillator stops and the current consumption can be reduced. All system functions stop when the clock freezes, but data stored in the internal register file is retained. However, the status of internal ring oscillator (ICLK, 15 kHz ) is configurable. Stop Mode can be released in one of two ways: by a system reset or by an external interrupt. After releasing from Stop Mode, the value of STOPCON is cleared automatically.

Note: Do not use Stop Mode if you are using an external clock source, because the \(X_{\text {IN }}\) or \(X_{\text {TIN }}\) inputs must be restricted internally to \(\mathrm{V}_{\mathrm{SS}}\) to reduce current leakage.

\section*{Using nRESET to Release Stop Mode}

Stop Mode is released when the nRESET signal is released and returns to a high level; all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (e.g., \(\mathrm{f}_{\mathrm{XX}} / 16\) ) because CLKCON. 3 and CLKCON. 4 are cleared to 00b. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100h (and 0101h).

\section*{Using an External Interrupt to Release Stop Mode}

External interrupts with an RC-delay noise filter circuit can be used to release Stop Mode. Which interrupt you can use to release Stop Mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the S3F8S5A MCU's interrupt structure that can be used to release Stop Mode are P1.0-P1.3/P4.0-P4.3 (INT0-INT7).
Please note the following conditions for Stop Mode release:
- If you release Stop Mode using an external interrupt, the current values in system and peripheral control registers are unchanged except STPCON register.
- If you use an internal orexternal interrupt for Stop Mode release, you can also program the duration of the oscillation stabilization interval by making the appropriate control and clock settings before entering Stop Mode.
- When Stop Mode is released by external interrupt, the CLKCON. 4 and CLKCON. 3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop Mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop Mode is executed.

\section*{Using an Internal Interrupt to Release Stop Mode}

Activate any enabled interrupt to release Stop Mode; all other functions remain the same as if using an external interrupt.

\section*{How to Enter Stop Mode}

The following example shows how to handle the STPCON Register then writing a STOP instruction, in the sequential order shown.
```

LD STPCON,\#10100101b
STOP
NOP
NOP
NOP

```

\subsection*{9.3.2. Idle Mode}

Idle Mode is invoked by the IDLE instruction (op code 6Fh). In Idle Mode, CPU operations are halted while some peripherals remain active. During Idle Mode, the internal clock signal is gated away from the CPU, but all peripheral timers remain active. Portpins retain the mode (input or output) they are operating in at the time Idle Mode is entered.
The following two methods can be used to release Idle Mode:
Execute a reset. All system and peripheral control registers are reset to their default values, and the contents of all data registers are retained. The reset automatically selects the slow clock ( \(\mathrm{f}_{\mathrm{XX}} / 16\) ) because CLKCON. 4 and CLKCON. 3 are cleared to 00 b . If interrupts are masked, a reset is the only way to release Idle Mode.
Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release Idle Mode, the CLKCON. 4 and CLKCON. 3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated Idle Mode is executed.

\section*{Chapter 10. I/O Ports}

The S3F8S5A microcontroller features twelve bit-programmable I/O ports, P0-P4. Port 0 is a 4 -bit port, and the others are 8 -bit ports, for a total of \(36 \mathrm{I} / \mathrm{O}\) pins. Each port can be flexibly configured to meet application design requirements.
The CPU accesses these ports by directly writing orreading the port registers; no special I/ O instructions are required. All ports of the S3F8S5A can be configured to input or output mode. All LCD signal pins are shared with normal I/O ports.

Table 41 provides a general overview of the S3F8S5A MCU's I/O port functions.
Table 41. S3F8S5A Port Configuration Overview
\begin{tabular}{|c|c|}
\hline Port & Configuration Options \\
\hline 0 & 1-bit programmable I/O port: input or push-pull output mode selected by software; software assignable pull-ups. Alternatively, P0.0-P0.3 can be used as ADO-AD3 or LCD COM. \\
\hline 1 & 1-bit programmable I/O port; Schmitt trigger input or push-pull, open drain output mode selected by software; software assignable pull-ups. P1.0-P3.3 can be used as inputs for external interrupts INTO-INT3 (with noise filter, interrupt enable and pending control). Alternatively, P1.0-P1.7 can be used as \(\mathrm{X}_{\text {TOUT }}, \mathrm{X}_{\text {TIN }}\), TD1CLK, TD1OUT/TD1PWM/ TD1CAP, AD5/AD6, TACLK, TAOUT/TAPWM/TACAP, BUZ, or LCD SEG. \\
\hline 2 & 1-bit programmable I/O port; Schmitt trigger input or push-pull, open drain output mode selected by software; software assignable pull-ups. Alternatively, P2.0-P2.7 can be used as TXDO, RXDO, SCK, SO, SI, AD4/AD7, TDOCLK, TD0OUT/TDOPWM/TD0CAP, PWM, TBPWM, or LCD SEG. \\
\hline 3 & 1-bit programmable I/O port; Schmitt trigger input or push-pull, open drain output mode selected by software; software assignable pull-ups. Alternatively, P3.0-P3.7 can be used as TXD1, RXD1, PG0-PG7, TCOUT/TCPWM, or LCD SEG. \\
\hline 4 & 1-bit programmable I/O port; Schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-ups. P4.0-P4.3 can be used as inputs for external interrupts INT4-INT7 (with noise filter, interrupt enable and pending control). Alternatively, P4.0-P4.7 can be used as LCD COM and SEG. \\
\hline
\end{tabular}

\subsection*{10.1. Port Data Registers}

Table 42 provides an overview of the register locations of all twelve S3F8S5A I/O port data registers. Data registers for ports \(0,1,2,3\), and 4 feature the general format shown in Figure 65 .

Table 42. Port Data Register Summary
\begin{tabular}{lccccc}
\hline Register Name & Mnemonic & Decimal & Hex & Location & Read/Write \\
\hline Port 0 Data Register & P0 & 240 & F0h & Set1, Bank0 & R/W \\
\hline Port 1 Data Register & P1 & 241 & F1h & Set1, Bank1 & R/W \\
\hline Port 2 Data Register & P2 & 242 & F2h & Set1, Bank1 & R/W \\
\hline Port 3 Data Register & P3 & 243 & F3h & Set1, Bank1 & R/W \\
\hline Port 4 Data Register & P4 & 244 & F4h & Set1, Bank1 & R/W \\
\hline
\end{tabular}


Figure 65. S3F8S5A I/O Port Data Register Format

\subsection*{10.1.1. Port 0}

Port 0 is a 4-bit I/O port with individually-configurable pins that are accessed directly by writing or reading the Port 0 Data Register, P0, at location F0h in Set1, Bank1. P0.0-P0.3 can serve as inputs (with or without pull-ups) and push-pull outputs, or you can configure the following alternative functions:
- Low-byte pins (P0.0-P0.3): COM0-COM3/AD0-AD3

\section*{Port 0 Control Registers}

Port 0 provides one 8 -bit control register, P0CON, for P0.0-P0.3; see Table 43. A reset clears this register to 00 h , configuring all pins to Input Mode. Use this control register's settings to select either Input Mode (with or without pull-ups), or to select Push-Pull Output Mode and enable the alternative functions.

Table 43. Port 0 Control Register (POCON; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.3/COM3/AD3 Configuration Bits \\
00: Input Mode \\
01: Output Mode; push-pull \\
10: Alternative function (AD3) \\
11: Alternative function (COM3)
\end{tabular}} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.2/COM2/AD2 Configuration Bits \\
00: Input Mode \\
01: Output Mode; push-pull \\
10: Alternative function (AD2) \\
11: Alternative function (COM2)
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.1/COM1/AD1 Configuration Bits \\
00: Input Mode \\
01: Output Mode; push-pull \\
10: Alternative function (AD1) \\
11: Alternative function (COM1)
\end{tabular}} \\
\hline [1:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.0/COMO/ADO Configuration Bits \\
00: Input Mode \\
01: Output Mode; push-pull \\
10: Alternative function (ADO) \\
11: Alternative function (COMO)
\end{tabular}} \\
\hline
\end{tabular}

\section*{Port 0 Pull-Up Resistor Enable Register}

When using the Port 0 Pull-Up Resistor Enable (P0PUR) Register (D1h, Set1, Bank1; see Table 44), the pull-up resistors can be configured to individual Port 0 pins.

Table 44. Port 0 Pull-Up Resistor Enable Register (POPUR; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{D2h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write .} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.3 Pull-up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.2 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.1 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.0 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.3 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.2 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.1 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P0.0 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{ote: A pull-up resistor of port 0 is automatically disabled only when the corresponding pin is selected as push-pull output or alternative function.} \\
\hline
\end{tabular}

\subsection*{10.1.2. Port 1}

Port 1 is an 8 -bit I/O port with individually-configurable pins that are accessed directly by writing or reading the Port 1 Data (P1) Register at location F1h in Set1, Bank1. P1.0-P1.7 can serve as inputs (with or without pull-ups) and outputs (push-pull or open-drain), and can be configured to the following alternative functions:
- Low-byte pins (P1.0-P1.3): INT0/TAOUT/TAPWM/SEG20, INT1/TACLK/BUZ/ SEG21, INT2/TACAP, INT3/TD1OUT/TD1PWM
- High-byte pins (P1.4-P1.7): XTOUT, XTIN, TD1CAP/AD6, TD1CLK/AD5

\section*{Port 1 Control Registers}

Port 1 has two 8-bit control registers: P1CONH for P1.4-P1.7 and P1CONL for P1.0-P1.3; see Tables 45 and 46. A reset clears the P1CONH and P1CONL registers to 00 h , configuring all pins to Input Mode. When P1.0-P1.3 are in Input Mode, the following three selections are available:
- Schmitt trigger input with interrupt generation on falling signal edges
- Schmitt trigger input with interrupt generation on rising signal edges
- Schmitt trigger input with interrupt generation on falling/rising signal edges

Use this control register's settings to select either Input Mode (with or without pull-ups), or to select Push-Pull Output Mode and enable the alternative functions.
When programming the port, note that any alternative peripheral I/O function configured using the Port 1 Control registers must also be enabled in the associated peripheral module.

Table 45. Port 1 Control Register - High Byte (P1CONH; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Bit & \(\begin{array}{llll}7 & 6 & 5\end{array}\) & 3 & 2 & 1 & 0 \\
\hline Reset & \(\begin{array}{llll}0 & 0 & 0 & 0\end{array}\) & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & \\
\hline Address & & & & & \\
\hline Mode & Register Addre & & & & \\
\hline \multicolumn{6}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & Description & & & & \\
\hline [7:6] & \begin{tabular}{l}
P1.7IXTOUT Configuration Bits \\
00: Schmitt Trigger Input Mode \\
01: Output Mode, push-pull \\
10: Alternative function (XTOUT) \\
11: Not available
\end{tabular} & & & & \\
\hline [5:4] & \begin{tabular}{l}
P1.6/XTIN Configuration Bits \\
00: Schmitt Trigger Input Mode \\
01: Output Mode, push-pull \\
10: Alternative function (XTIN) \\
11: Not available
\end{tabular} & & & & \\
\hline [3:2] & \begin{tabular}{l}
P1.5/TD1CAPIAD6 Configuration Bits \\
00: Schmitt Trigger Input Mode (TD1CAP) \\
01: Output Mode, push-pull \\
10: Alternative function (AD6) \\
11: Not available
\end{tabular} & & & & \\
\hline [1:0] & \begin{tabular}{l}
P1.4/TD1CLKIAD5 Configuration Bits \\
00: Schmitt Trigger Input Mode (TD1CLK) \\
01: Output Mode, push-pull \\
10: Alternative function (AD5) \\
11: Not available
\end{tabular} & & & & \\
\hline
\end{tabular}

Table 46. Port 1 Control Register Low Byte Register (P1CONL; Set1,
Bank1)


\section*{Port 1 Interrupt Enable and Pending Registers}

To process external interrupts at the Port 1 pins, two additional control registers are provided: the Port 1 Interrupt Enable (P1INT) Register (E3h, Set1, Bank1) and the Port 1 Interrupt Pending (P1PND) Register (E4h, Set1, Bank1); see Tables 47 and 48.
The Port 1 Interrupt Pending (P1PND) Register lets you check for interrupt pending conditions, and to clear a pending condition when an interrupt service routine has been initiated. The application software detects interrupt requests by polling the P1PND Register at regular intervals.

When the interrupt enable bit of any Port 1 pin is 1 , a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P1PND bit is then automatically set to 1 and the IRQ level goes Low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a 0 to the corresponding P1PND bit.

Table 47. Port 1 Interrupt Enable Register (P1INT; Set1, Bank1)


Table 48. Port 1 Interrupt Pending Register (P1PND; Set1, Bank1)


\section*{Port 1 Pull-Up Resistor Enable Register}

When using the Port 1 Pull-Up Resistor Enable (P1PUR) Register (E2h, Set1, Bank1; see Table 49), the pull-up resistors can be configured to individual Port 1 pins.

Table 49. Port 1 Output Pull-Up Resistor Enable Register (P1PUR; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline Note: R & only; R/W & write & & & & & & \\
\hline Bit & Descrip & & & & & & & \\
\hline [7] & \[
\begin{aligned}
& \text { P1.7 P } \\
& \text { 0: Disa } \\
& \text { 1: Enat }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Res } \\
& \text {-up } \\
& \text { up r }
\end{aligned}
\] & ab & & & & & \\
\hline [6] & \[
\begin{aligned}
& \text { P1.6 P } \\
& \text { 0: Disa } \\
& \text { 1: Ena }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Res } \\
& \text {-up } \\
& \text {-up }
\end{aligned}
\] & & & & & & \\
\hline [5] & \[
\begin{aligned}
& \text { P1.5 P } \\
& \text { 0: Disa } \\
& \text { 1: Ena }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Res } \\
& \text {-up }
\end{aligned}
\] & & & & & & \\
\hline [4] & \[
\begin{aligned}
& \text { P1.4 P } \\
& \text { 0: Disa } \\
& \text { 1: Enal }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Resi } \\
& \text {-up } \\
& \text {-up r }
\end{aligned}
\] & ab & & & & & \\
\hline [3] & \[
\begin{aligned}
& \text { P1.3 P } \\
& \text { 0: Disa } \\
& \text { 1: Enal }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Res } \\
& \text {-up } \\
& \text { up r }
\end{aligned}
\] & ab & & & & & \\
\hline [2] & \[
\begin{aligned}
& \text { P1.2 P } \\
& \text { 0: Disa } \\
& \text { 1: Enal }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Res } \\
& \text {-up } \\
& \text { up r }
\end{aligned}
\] & & & & & & \\
\hline [1] & \[
\begin{aligned}
& \text { P1.1 P } \\
& \text { 0: Disa } \\
& \text { 1: Enal }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Resi } \\
& \text {-up } \\
& \text {-up r }
\end{aligned}
\] & & & & & & \\
\hline [0] & \[
\begin{aligned}
& \text { P1.0 P } \\
& \text { 0: Disa } \\
& \text { 1: Enal }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Resi } \\
& \text {-up } \\
& \text {-up r }
\end{aligned}
\] & ab & & & & & \\
\hline \multicolumn{9}{|l|}{Note: Port 1 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pu output or as an alternative function.} \\
\hline
\end{tabular}

\section*{Port 1 n-Channel Open Drain Mode Register}

When using the Port 1 n-Channel Open Drain Mode (PNE1) Register (E3h, Set1, Bank1; see Table 50), the Push-Pull or Open Drain Output Mode can be configured to individual Port 1 pins.

Table 50. Port 1 n-Channel Open Drain Mode Register (PNE1; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{Reserved} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P1.3 n-Channel Open Drain Mode Bit 0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P1.2 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P1.1 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P1.0 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{10.1.3. Port 2}

Port 2 is an 8 -bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 2 Data (P2) Register at location F2h in Set1, Bank1. P2.0-P2.7 can serve as inputs (with or without pull-ups) and outputs (push pull or opendrain), or can be configured to the following alternative functions:
- Low-byte pins (P2.0-P2.3): TD0CLK/TBPWM, TD0CAP/PWM, AD4/TD0OUT/ TD0PWM, SI/AD7
- High-byte pins (P2.4-P2.7): SO/SEG0, SCK/SEG1, RXD0/SEG2, TXD0/SEG3

\section*{Port 2 Control Registers}

Port 2 provides two 8 -bit control registers, P2CONH for P2.4-P2.7 and P2CONL for P2.0-P2.3; see Tables 51 and 52. A reset clears these P2CONH and P2CONL registers to 00 h , configuring all pins to Input Mode. Use control register settings to select Input Mode (with or without pull-ups) or to select Push-Pull Output Mode and enable the alternative functions.

Table 51. Port 2 Control Register High Byte Register (P2CONH; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{E6h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.7/TXD0/SEG3 Configuration Bits \\
00: Schmitt Trigger Input Mode (RXDO in, SCK in) \\
01: Output Mode. \\
10: Alternative function (TXDO, RXDO out, SCK out, SO). \\
11: Alternative function (SEG3-SEG0).
\end{tabular}} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.6/RXDO/SEG2 Configuration Bits \\
00: Schmitt Trigger Input Mode (RXDO in, SCK in) \\
01: Output Mode. \\
10: Alternative function (TXDO, RXDO out, SCK out, SO). \\
11: Alternative function (SEG3-SEG0).
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.5/SCKISEG1 Configuration Bits \\
00: Schmitt Trigger Input Mode (RXDO in, SCK in) \\
01: Output Mode. \\
10: Alternative function (TXDO, RXDO out, SCK out, SO). \\
11: Alternative function (SEG3-SEG0).
\end{tabular}} \\
\hline [1:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.4/SO/SEGO Configuration Bits \\
00: Schmitt Trigger Input Mode (RXDO in, SCK in) \\
01: Output Mode. \\
10: Alternative function (TXDO, RXDO out, SCK out, SO). \\
11: Alternative function (SEG3-SEG0).
\end{tabular}} \\
\hline
\end{tabular}

Table 52. Port 2 Control Register Low Byte Register (P2CONL; Set1,
Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{E7h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.3/SIIAD7 Configuration Bits \\
00: Schmitt Trigger Input Mode (SI, TDOCAP, TDOCLK). \\
01: Output Mode. \\
10: Alternative function (AD7, PWM, TBPWM). \\
11: Not available.
\end{tabular}} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.2 Bit-Pair Configuration Bits \\
00: Schmitt Trigger Input Mode. \\
01: Output Mode. \\
10: Alternative function (AD4). \\
11: Alternative function (TDOOUT, TDOPWM).
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.1/TDOCAP/PWM Configuration Bits \\
00: Schmitt Trigger Input Mode (SI, TDOCAP, TDOCLK). \\
01: Output Mode. \\
10: Alternative function (AD7, PWM, TBPWM). \\
11: Not available.
\end{tabular}} \\
\hline [1:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.0/TD0CLK/TBPWM Configuration Bits \\
00: Schmitt Trigger Input Mode (SI, TDOCAP, TDOCLK). \\
01: Output Mode. \\
10: Alternative function (AD7, PWM, TBPWM). \\
11: Not available.
\end{tabular}} \\
\hline
\end{tabular}

\section*{Port 2 Pull-Up Resistor Enable Register}

When using the Port 2 Pull-Up Resistor Enable (P2PUR) Register (E8h, Set1, Bank1; see Table 53), the pull-up resistors can be configured to individual Port 2 pins.

Table 53. Port 2 Pull-Up Resistor Enable Register (P2PUR; Set1, Bank1)


\section*{Port 2 n-Channel Open Drain Mode Register}

When using the Port 2 n-Channel Open Drain Mode (PNE2) Register (E5h, Set1, Bank1; see Table 54), the Push-Pull or Open Drain Output Mode can be configured to individual Port 2 pins.

Table 54. Port 2 n-Channel Open Drain Mode Register (PNE2; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.7 n-Channel Open Drain Mode Bit 0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.6 n-Channel Open Drain Mode Bit 0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.5 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.4 n-Channel Open Drain Mode Bit \\
0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.3 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.2 n-Channel Open Drain Mode Bit \\
0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.1 n-Channel Open Drain Mode Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P2.0 n-Channel Open Drain Mode Bit 0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: Port 2 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pull output or as an alternative function.} \\
\hline
\end{tabular}

\subsection*{10.1.4. Port 3}

Port 3 is an 8 -bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 3 Data (P3) Register at location F3h in Set1, Bank 1. P3.0-P3.7 can serve as inputs (with or without pull-ups) and outputs (push pull or opendrain), or can be configured for the following alternative functions:
- Low-byte pins (P3.0-P3.3): PG0/SEG4, PG1/SEG5, PG2/SEG6, PG3/SEG7
- High-byte pins (P3.4-P3.7): PG4/SEG8, TCOUT/TCPWM/PG5/SEG9, RXD1/PG6/ SEG10, TXD1/PG7/SEG11

\section*{Port 3 Control Registers}

Port 3 provides two 8 -bit control registers, P3CONH for P3.6-P3.7, P3CONM for P3.4-P3.5, and P3CONL for P3.0-P3.3; see Tables 55 through 57. A reset clears these three registers to 00 h , configuring all pins to Input Mode. Use these control register's settings to select Input Mode (with or without pull-ups), or to select Output Mode and enable the alternative functions.

When programming Port 3, any alternative peripheral I/O function you configure using the Port 3 Control registers must also be enabled in the associated peripheral module.

Table 55. Port 3 Control High-Byte Register (P3CONH; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & - & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & - & - & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & \multicolumn{8}{|c|}{EAh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{Reserved} \\
\hline [5:3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.7/TXD1/PG7ISEG11 Configuration Bits 000: Schmitt Trigger Input Mode (RXD1 in). 001: Output Mode. \\
010: Alternative function (TXD1, RXD1 out). \\
011: Alternative function (PG7, PG6). \\
100: Alternative function (SEG11, SEG10). 101-111: Not available.
\end{tabular}} \\
\hline [2:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.6/RXD1/PG6/SEG10 Configuration Bits 000: Schmitt Trigger Input Mode (RXD1 in). 001: Output Mode. \\
010: Alternative function (TXD1, RXD1 out). \\
011: Alternative function (PG7, PG6). \\
100: Alternative function (SEG11, SEG10). \\
101-111: Not available.
\end{tabular}} \\
\hline
\end{tabular}

Table 56. Port 3 Control Mid Byte Register (P3CONM; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & - & - & 0 & 0 & 0 & - & 0 & 0 \\
\hline R/W & - & - & R/W & R/W & R/W & - & R/W & R/W \\
\hline Address & \multicolumn{8}{|c|}{EBh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{Reserved} \\
\hline [5:3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.5 Bit-Pair Pin Configuration Bits \\
000: Schmitt Trigger Input Mode. \\
001: Output Mode. \\
010: Alternative function (TCOUT/TCPWM). \\
011: Alternative function (PG5). \\
100: Alternative function (SEG9). \\
101-111: Not available.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{Reserved} \\
\hline [1:0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.4 Bit-Pair Pin Configuration Bits \\
00: Schmitt Trigger Input Mode. \\
01: Output Mode. \\
10: Alternative function (PG4). \\
11: Alternative function (SEG15).
\end{tabular}} \\
\hline
\end{tabular}

Table 57. Port 3 Control Low Byte Register (P3CONL; Set1, Bank1)


\section*{Port 3 Pull-Up Resistor Enable Register}

When using the Port 3 Pull-Up Resistor Enable (P3PUR) Register (EDh, Set1, Bank1; see Table 58), pull-up resistors can be configured to individual Port 3 pins.

Table 58. Port3[4:5] Control Register (P3PUR; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Addres & & & & & & & & \\
\hline Mode & & & R & r Add & ng Mod & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.7 Pull-Up Resistor Enable Bit \\
0: Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.6 Pull-Up Resistor Enable Bit \\
0 : Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.5 Pull-Up Resistor Enable Bit \\
0 : Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.4 Pull-Up Resistor Enable Bit \\
0: Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.3 Pull-Up Resistor Enable Bit \\
0: Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.2 Pull-Up Resistor Enable Bit \\
0 : Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.1 Pull-Up Resistor Enable Bit \\
0 : Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P3.0 Pull-Up Resistor Enable Bit \\
0: Pull-up disable. \\
1: Pull-up enable.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: Port 3 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pull output or as an alternative function.} \\
\hline
\end{tabular}

\section*{Port 3 n-Channel Open Drain Mode Register}

When using the Port 3 n-Channel Open Drain Mode (PNE3) Register (E9h, Set1, Bank1; see Table 59), the Push-Pull or Open Drain Output Mode can be configured to individual Port 3 pins.

Table 59. Port 3 Output Pull-Up Resistor Enable Register (PNE3; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Bit & 76 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 00 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R/W R/W R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & \multicolumn{6}{|c|}{E9h} \\
\hline Mode & \multicolumn{6}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{7}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{6}{|l|}{Description} \\
\hline [7] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.7 Output Mode Enable Bit 0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [6] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.6 Output Mode Enable Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [5] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.5 Output Mode Enable Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [4] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.4 Output Mode Enable Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [3] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.3 Output Mode Enable Bit \\
0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [2] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.2 Output Mode Enable Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [1] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.1 Output Mode Enable Bit \\
0: Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline [0] & \multicolumn{6}{|l|}{\begin{tabular}{l}
P3.0 Output Mode Enable Bit \\
0 : Output Mode, push-pull. \\
1: Output Mode, open-drain.
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{10.1.5. Port 4}

Port 4 is an 7-bit I/O port with individually-configurable pins which are accessed directly by writing or reading the Port 4 Data (P4) Register at location F4h in Set1, Bank 1.
P4.0-P4.6 can serve as inputs (with or without pull-ups), and outputs (push pull or opendrain), or can be configured to the following alternative functions:
- Low-byte pins (P4.0-P4.3): INT4/SEG12, INT5/SEG13, INT6/SEG14, INT7/SEG15
- High-byte pins (P4.4-P4.7): COM4/SEG16, COM5/SEG17, COM6/SEG18, COM7/ SEG19

\section*{Port 4 Control Registers}

Port 4 provides two 7-bit control registers, P4CONH for P4.4-P4.7 and P4CONL for P4.0-P4.3; see Tables 60 and 61. A reset clears each of these registers to 00 h , configuring all pins to Input Mode. When P4.0-P4.3 are in Input Mode, the following three selections are available:
- Schmitt trigger input with interrupt generation on falling signal edges
- Schmitt trigger input with interrupt generation on rising signal edges
- Schmitt trigger input with interrupt generation on falling/rising signal edges

Table 60. Port 4 Control High Byte Register (P4CONH; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & - & - & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & - & - & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & & & & & & & & \\
\hline Mode & & & & r Add & M Mod & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{Reserved} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.6/TD1CLKISEG14Configuration Bits \\
00: Schmitt Trigger Input Mode (TD1CLK). \\
01: Output Mode. \\
10: Not available. \\
11: Alternative function (SEG14).
\end{tabular}} \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([3: 2]\) & P4.5/TD1OUT/TD1PWM/TD1CAP/SEG13 Configuration Bits \\
& 00: Schmitt Trigger Input Mode (TD1CAP). \\
& 01: Output Mode. \\
& 10: Alternative function (TD1OUT/TD1PWM). \\
& 11: Alternative function (SEG13). \\
\hline\([1: 0]\) & P4.4/TD0CLK/SEG12 Configuration Bits \\
& 00: Schmitt Trigger Input Mode (TD0CLK). \\
& 01: Output Mode. \\
& 10: Not available. \\
& 11: Alternative function (SEG12). \\
\hline
\end{tabular}

Table 61. Port 4 Control Low Byte Register (P4CONL; Set1, Bank1)


Use these control register settings to select Input Mode (with or without pull-ups) or to select Push-Pull Output Open-Drain Mode and enable the alternative functions.

When programming the port, note that any alternative peripheral I/O function you configure using the Port 4 Control registers must also be enabled in the associated peripheral module.

\section*{Port 4 Interrupt Enable and Pending Registers}

To process external interrupts at the Port 4 pins, two additional control registers are provided: the Port 4 Interrupt Enable (P4INT) Register (F6h, Set1, Bank1) and the Port 4 Interrupt Pending (P4PND) Register (F7h, Set1, Bank1); see Tables 62 and 63.

The Port 4 Interrupt Pending (P4PND) Register lets you check for interrupt pending conditions, and to clear a pending condition when an interrupt service routine has been initiated. The application software detects interrupt requests by polling the P4PND Register at regular intervals.
When the interrupt enable bit of any Port 4 pin is 1 , a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P4PND bit is then automatically set to 1 and the IRQ level goes Low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a 0 to the corresponding P4PND bit.

Table 62. Port 4 Pull-Up Interrupt Enable Register (P4INT; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & \multicolumn{8}{|c|}{F6h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{P4.7-P4.6 Pull-Up Interrupt Enable Bit} \\
\hline INT7 & \multicolumn{8}{|l|}{00: Disable interrupt.} \\
\hline & \multicolumn{8}{|l|}{01: Enable interrupt by falling edge.} \\
\hline & \multicolumn{8}{|l|}{10: Enable interrupt by rising edge.} \\
\hline & \multicolumn{8}{|l|}{11: Enable interrupt by both falling and rising edge.} \\
\hline [5:4] & \multicolumn{8}{|l|}{P4.5-P4.4 Pull-Up Interrupt Enable Bit} \\
\hline INT6 & \multicolumn{8}{|l|}{00: Disable interrupt.} \\
\hline & \multicolumn{8}{|l|}{01: Enable interrupt by falling edge.} \\
\hline & \multicolumn{8}{|l|}{10: Enable interrupt by rising edge.} \\
\hline & \multicolumn{8}{|l|}{} \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([3: 2]\) & P4.3-P4.2 Pull-Up Resistor Enable Bit \\
INT5 & 00: Disable interrupt. \\
& 01: Enable interrupt by falling edge. \\
& 10: Enable interrupt by rising edge. \\
& 11: Enable interrupt by both falling and rising edge. \\
\hline\([1: 0]\) & P4.1-P4.0 Pull-Up Resistor Enable Bit \\
INT4 & 00: Disable interrupt. \\
& 01: Enable interrupt by falling edge. \\
& 10: Enable interrupt by rising edge. \\
& 11: Enable interrupt by both falling and rising edge. \\
\hline
\end{tabular}

Table 63. Port 4 Interrupt Pending Register (P4PND; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{F7h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{Reserved} \\
\hline \begin{tabular}{l}
[3] \\
PND7
\end{tabular} & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.3 Interrupt Pending Bit \\
0 : An interrupt request is not pending; clear pending bit when write \(=0\). \\
1: An interrupt request is pending.
\end{tabular}} \\
\hline \begin{tabular}{l}
[2] \\
PND6
\end{tabular} & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.2 Interrupt Pending Bit \\
0 : An interrupt request is not pending; clear pending bit when write \(=0\). \\
1: An interrupt request is pending.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.1 Interrupt Pending Bit \\
0 : An interrupt request is not pending; clear pending bit when write \(=0\). \\
1: An interrupt request is pending.
\end{tabular}} \\
\hline \[
[0]
\]
PND4 & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.0 Interrupt Pending Bit \\
0 : An interrupt request is not pending; clear pending bit when write \(=0\). \\
1: An interrupt request is pending.
\end{tabular}} \\
\hline
\end{tabular}

\section*{Port 4 Pull-Up Resistor Enable Register}

When using the Port 4 Pull-Up Resistor Enable (P4PUR) Register (E2h, Set1, Bank1; see Table 49), the pull-up resistors can be configured to individual Port 4 pins.

Table 64. Port 4 Output Pull-Up Resistor Enable Register (P4PUR; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{F5h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.7 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.6 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.5 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.4 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.3 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.2 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.1 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
P4.0 Pull-Up Resistor Enable Bit \\
0 : Disable pull-up resistor. \\
1: Enable pull-up resistor.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: Port 4 pull-up resistors are automatically disabled only when the corresponding pin is selected as a push-pull output or as an alternative function.} \\
\hline
\end{tabular}

\section*{Chapter 11. Basic Timer}

The S3F8S5A MCU features an 8-bit basic timer (BT) that can be used in the following two ways:
- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction
- To signal the end of therequired oscillation stabilization interval after a resetor a Stop Mode release

The functional components of the basic timer block are:
- Clock frequency divider ( \(\mathrm{f}_{\mathrm{XX}}\) divided by \(4096,1024,128\), or 16 ) with multiplexer
- 8-bit Basic Timer Counter (BTCNT) Register (FDh, Set1, Bank0; read-only)
- Basic Timer Control (BTCON) Register (D3h, Set1; read/write)

Figure 66 diagrams the Basic Timer.


Figure 66. Basic Timer Block Diagram

\subsection*{11.0.1. Basic Timer Control Register}

The Basic Timer Control (BTCON) Register, shown in Table 65, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or
disable the watchdog timer function. It is located in Set1, address D3h, and is read/write addressable using Register Addressing Mode.

Table 65. Basic Timer Control Register (BTCON; Set1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{D3h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{Watchdog Timer Enable Bits 0000-1001b: Enable the watchdog timer function. 1010b: Disable the watchdog timer function. 1011-1111b: Enable the watchdog timer function.} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Basic Timer Input Clock Selection Bits 00: \(\mathrm{f}_{\mathrm{XX}} / 4096\). \\
01: \(\mathrm{f}_{\mathrm{xx}} / 1024\). \\
10: \(\mathrm{f}_{\mathrm{xx}} / 128\). \\
11: \(\mathrm{f}_{\mathrm{Xx}} / 16\).
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Basic Timer Counter Clear Bit \\
0 : No effect. \\
1: Clear the basic timer counter value.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Clock Frequency Divider Clear Bit for Basic Timer and Timer/Counters 0 : No effect. \\
1: Clear both clock frequency dividers.
\end{tabular}} \\
\hline
\end{tabular}

A reset clears BTCON to 00 h , enabling the watchdog function and selecting a basic timer clock frequency of \(\mathrm{f}_{\mathrm{XX}} / 4096\). To disable the watchdog function, write the signature code 1010 b to the basic timer register control bits BTCON.7-BTCON.4.
The 8-bit Basic Timer Counter (BTCNT) Register (FDh, Set1, Bank0), can be cleared at any time during normal operation by writing a 1 to BTCON.1. To clear the frequency dividers, write a 1 to BTCON.0.

\section*{Watchdog Timer Function}

The basic timer overflow signal (BTOVF) can be programmed to generate a reset by setting BTCON.7-BTCON. 4 to any value other than 1010b. (The 1010b value disables the watchdog function.) A reset clears BTCON to 00 h , automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON Register setting) divided by 4096 as the BT clock.

A reset is generated whenever a basic timer counter overflow occurs. During normal operation, application software must prevent the overflow and the accompanying reset operation from occurring by clearing the BTCNT value (i.e., by writing a 1 to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8 -bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

\section*{Oscillation Stabilization Interval Timer Function}

The basic timer can also be used to program a specific oscillation stabilization interval after a reset, or when Stop Mode has been released by an external interrupt.
In Stop Mode, whenever a reset or an external interrupt occurs, the oscillator starts. The BTCNT value then begins increasing at the rate of \(\mathrm{f}_{\mathrm{XX}} / 4096\) (for a reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT. 4 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop Mode is released:
1. During Stop Mode, a power-on reset or an external interrupt occurs to trigger the Stop Mode release, and oscillation begins.
2. If a power-on reset occurs, the basic timer counter will increase at the rate of \(\mathrm{f}_{\mathrm{XX}} /\) 4096. If an interrupt is used to release Stop Mode, the BTCNT value increases at the rate of the preset clock source.
3. A clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter overflows.
4. When a BTCNT. 4 overflow occurs, normal CPU operation resumes.

\section*{Chapter 12. 8-Bit Timer A/B}

This chapter discusses the S3F8S5A MCU's two 8-bit timers, Timer A and Timer B.

\subsection*{12.1. 8-Bit Timer A}

The 8-bit Timer A is an 8-bit general-purpose timer/counter featuring three operating modes, each of which can be selected using one of the following TACON settings:
- Interval Timer Mode (toggle output at TAOUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TACAP pin
- PWM Mode (TAPWM)

Timer A provides the following functional components:
- Clock frequency divider ( \(\mathrm{f}_{\mathrm{XX}}\) divided by \(1024,256,64,8\), or 1 ) with multiplexer
- External clock input pin (TACLK)
- 8-bit counter (TACNT), 8-bit comparator, and 8-bit reference data register (TADATA)
- I/O pins for capture input (TACAP), PWM output (TAPWM), or match output (TAOUT)
- Timer A overflow interrupt (IRQ0 vectorD0h) and match/capture interrupt (IRQ0 vector CEh) generation
- Timer A Control (TACON) Register (E2h, Set1, Bank0; read/write)

Figure 67 presents a block diagram of the Timer A function.


Figure 67. Timer A Functional Block Diagram

\subsection*{12.2. Timer A Control Register}

The Timer A Control (TACON) Register, shown in Table 66, can be used to perform the following tasks:
- Select the Timer A operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer A input clock frequency
- Clear the Timer A counter, TACNT
- Enable the Timer A overflow interrupt or Timer A match/capture interrupt

Table 66. Timer A Control Register (TACON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{E2h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer A Input Clock Selection Bits 000: \(\mathrm{f}_{\mathrm{xx}} / 1024\).
\[
\text { 001: } \hat{f_{x x}} / 256
\]
\[
\text { 010: } \mathrm{f}_{\mathrm{xx}} / 64 .
\] \\
011: \(\mathrm{f}_{\mathrm{XX}} / 8\). \\
100: \(\mathrm{f}_{\mathrm{XX}} / 1\). \\
101: External clock (TACLK) falling edge. \\
110: External clock (TACLK) rising edge. \\
111: Counter stop.
\end{tabular}} \\
\hline [4:3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer A Operating Mode Selection Bits \\
00: Interval Mode (TAOUT). \\
01: Capture Mode (Capture on rising edge, counter running, OVF can occur). \\
10: Capture Mode (Capture on falling edge, counter running, OVF can occur). \\
11: PWM Mode; OVF and match interrupt can occur.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer A Counter Enable Bit \\
0 : No effect. \\
1: Clear the Timer A counter (when write).
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer A Match/Capture Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer A Overflow Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline
\end{tabular}

TACON is located in Set1, Bank0 at address E2h, and is read/write addressable using Register Addressing Mode.

A reset clears TACON to 00 h , thereby setting Timer A to normal Interval Timer Mode and selecting an input clock frequency of \(\mathrm{f}_{\mathrm{XX}} / 1024\); all Timer A interrupts are disabled. The Timer A counter can be cleared at any time during normal operation by writing a 1 to TACON.2.

The IRQ0-level Timer A overflow interrupt (TAOVF) is at vector address D0h. When a Timer A overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the Timer A match/capture interrupt (IRQ0, vector CEh), write a 1 to TACON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.1. When a 1 is detected, a Timer A match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a 0 to the Timer A match/capture interrupt pending bit, INTPND.1.

\subsection*{12.3. Timer A Function Description}

This section describes the features and functions of the Timer A interrupt.

\subsection*{12.3.1. Timer A Interrupts}

Timer A can generate two interrupts: the Timer A overflow interrupt (TAOVF) and the Timer A match/capture interrupt (TAINT). TAOVF occurs at interrupt level IRQ0, vector DOh. TAINT also occurs at IRQ0, but is assigned the separate vector address CEh.

A Timer A overflow interrupt pending condition is automatically cleared by hardware when it has been serviced, or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND. 0 interrupt pending bit. However, a Timer A match/capture interrupt pending condition must be cleared by the application's interrupt service routine by writing a 0 to the INTPND. 1 interrupt pending bit.

\subsection*{12.3.2. Timer A Interval Timer Mode}

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer A Reference Data (TADATA) Register. The match signal generates a Timer A match interrupt (TAINT, vector CEh) and clears the counter.
If, for example, you write the value 10 h to TADATA, the counter will increment until it reaches 10 h . At this point, the Timer A interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the TimerA output pin is inverted; see Figure 68.

236


Figure 68. Simplified Timer A Function Diagram: Interval Timer Mode

\subsection*{12.3.3. Timer A Pulse Width Modulation Mode}

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TAPWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer A Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFh , then continues incrementing from 00 h .

Although the match signal can be used to generate a Timer A overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TAPWM pin is held Low as long as the reference data value is less than or equal to ( \(\leq\) ) the counter value, the pulse is then held High for as long as the data value is greater than ( \(>\) ) the counter value. One pulse width is equal to \(\mathrm{t}_{\mathrm{CLK}} \times 256\); see Figure 69 .


Figure 69. Simplified Timer A Function Diagram: PWM Mode

\subsection*{12.3.4. Timer A Capture Mode}

In Capture Mode, a signal edge that is detected at the TACAP pin opens a gate and loads the current counter value into the Timer A Data Register. Rising or falling edges can be selected to trigger this operation.
Timer A also provides a capture input source: the signal edge at the TACAP pin. Select the capture input by setting the values of the Timer A capture input selection bits in the Port 1 Control Register, P1CONL.4, (E1h, Set1, Bank1). When P1CONL. 4 is 0 , the TACAP input is selected.

Both kinds of Timer A interrupts can be used in Capture Mode: the Timer A overflow interrupt is generated whenever a counter overflow occurs, and the Timer A match/capture interrupt is generated whenever the counter value is loaded into the Timer A Data Register.

By reading the captured data value in TADATA, and assuming a specific value for the Timer A clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TACAP pin; see Figure 70.


Figure 70. Simplified Timer A Function Diagram: Capture Mode

\subsection*{12.4. 8-Bit Timer B}

The S3F8S5A microcontroller has an 8-bit counter called Timer B, which can be used to generate the carrier frequency of a remote controller signal. Timer B offers the following two functions:
- As a normal interval timer, generating a Timer B interrupt at programmed time intervals
- To supply a clock source to the 8 -bit timer/counter module, Timer B, for generating the Timer B overflow interrupt

Figure 71 presents a block diagram of the Timer B function.


Figure 71. Timer B Functional Block Diagram

Note: The value of the TBDATAL Register is loaded into the 8 -bit counter when the operation of Timer B starts. If A borrow occurs in the counter, the value of The TBDATAH Register is loaded into the 8 -bit counter. However, on the next borrow, the value of the TBDATAL Register is loaded into the bit counter.

The Timer B Control (TBCON) Register is shown in Table 67.
Table 67. Timer B Control Register (TBCON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{E3h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{Reserved} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer B Interrupt Time Selection Bits \\
00: Generating after low data is borrowed. \\
01: Generating after high data is borrowed. \\
10: Generating after low and high data are borrowed. \\
11: Not available.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer B Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer B Start/Stop Bit \\
0: Stop Timer B. \\
1: Start Timer B.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer B Mode Selection Bit \\
0: One-Shot Mode. \\
1: Repeat Mode.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer B Output Flip-Flop Control Bit \\
0: TBOF is Low (TBPWM: low level for low data, high level for High data). \\
1: TBOF is High (TBPWM: high level for low data, low level for High data).
\end{tabular}} \\
\hline
\end{tabular}

The Timer B Clock Selection (TBCLKS) Register is shown in Table 68.
Table 68. Timer B Clock Selection Register (TBCLKS; Set1, Bank0)
\begin{tabular}{lllllllll}
\hline Bit & \(\mathbf{7}\) & \(\mathbf{6}\) & \(\mathbf{5}\) & \(\mathbf{4}\) & \(\mathbf{3}\) & \(\mathbf{2}\) & \(\mathbf{1}\) & \(\mathbf{0}\) \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(\mathbf{0}\) \\
\hline R/W & & & R/W \\
\hline Address & & E6h \\
\hline Mode
\end{tabular}

\subsection*{12.4.1. Timer B Pulse Width Calculations}

Figure 72 presents an example waveform consisting of a low period time, \(\mathrm{t}_{\text {LOW }}\), and high period time, \(\mathrm{t}_{\mathrm{HIGH}}\).


Figure 72. Timer B Waveform, Example \#1 of 3

To generate the waveform in Figure 72, observe the following calculations.

When TBOF = 0:
\(\mathrm{t}_{\text {LOW }}=(\) TBDATAL +2\() \times 1 / \mathrm{f}_{\mathrm{X}}, 0 \mathrm{~h}<\) TBDATAL \(<100 \mathrm{~h}\), where \(\mathrm{f}_{\mathrm{X}}=\) the selected clock. \(\mathrm{t}_{\mathrm{HIGH}}=(\) TBDATAH +2\() \times 1 / \mathrm{f}_{\mathrm{X}}, 0 \mathrm{~h}<\) TBDATAH \(<100 \mathrm{~h}\), where \(\mathrm{f}_{\mathrm{X}}=\) the selected clock.

When TBOF = 1 :
\(\mathrm{t}_{\text {Low }}=(\) TBDATAH +2\() \times 1 / \mathrm{f}_{\mathrm{X}}, 0 \mathrm{~h}<\) TBDATAH \(<100 \mathrm{~h}\), where \(\mathrm{f}_{\mathrm{X}}=\) the selected clock.
\(\mathrm{t}_{\mathrm{HIGH}}=(\) TBDATAL +2\() \times 1 / \mathrm{f}_{\mathrm{X}}, 0 \mathrm{~h}<\) TBDATAL \(<100 \mathrm{~h}\), where \(\mathrm{f}_{\mathrm{X}}=\) the selected clock.

To make \(\mathrm{t}_{\text {LOW }}=24 \mu \mathrm{~s}\) and \(\mathrm{t}_{\mathrm{HIGH}}=15 \mu \mathrm{~s} . \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}, \mathrm{f}_{\mathrm{X}}=4 \mathrm{MHz} / 4=1 \mathrm{MHz}\)
When \(\mathrm{TBOF}=0\) :
\(\mathrm{t}_{\text {Low }}=24 \mu \mathrm{~s}=(\) TBDATAL +2\() / \mathrm{f}_{\mathrm{X}}=(\) TBDATAL +2\() \times 1 \mu \mathrm{~s}\), TBDATAL \(=22\).
\(\mathrm{t}_{\mathrm{HIGH}}=15 \mu \mathrm{~s}=(\) TBDATAH +2\() / \mathrm{f}_{\mathrm{X}}=(\) TBDATAH +2\() \times 1 \mu \mathrm{~s}\), TBDATAH \(=13\).
When TBOF = 1 :
\(\mathrm{t}_{\mathrm{HIGH}}=15 \mu \mathrm{~s}=(\) TBDATAL +2\() / \mathrm{f}_{\mathrm{X}}=(\) TBDATAL +2\() \times 1 \mu \mathrm{~s}, \mathrm{TBDATAL}=13\).
\(\mathrm{t}_{\text {Low }}=24 \mu \mathrm{~s}=(\) TBDATAH +2\() / \mathrm{f}_{\mathrm{X}}=(\) TBDATAH +2\() \times 1 \mu \mathrm{~s}\), TBDATAH \(=22\).

Figure 73 presents the waveform output of the Timer B output in Repeat Mode.


Figure 73. Timer B Output Flip-Flop Waveforms in Repeat Mode

Figure 74 presents an example waveform that sets Timer B to Repeat Mode, sets the oscillation frequency as the Timer B clock source, and causes TBDATAH and TBDATAL to establish a \(38 \mathrm{kHz}, 1 / 3\)-duty carrier frequency.


Figure 74. Timer B Waveform, Example \#2 of 3

To generate the waveform in Figure 74, the following factors form the calculation, which follows.
- Timer B is used in Repeat Mode
- The oscillation frequency is \(4 \mathrm{MHz}(1\) clock \(=0.25 \mu \mathrm{~s})\)
- TBDATAH \(=8.795 \mu \mathrm{~s} / 0.25 \mu \mathrm{~s}=35.18\), TBDATAL \(=17.59 \mu \mathrm{~s} / 0.25 \mu \mathrm{~s}=70.36\)
- P2.0 is set to TBPWM Mode
```

    ORG 0100h ;Reset address
    START DI
\bullet
\bullet
LD TBDATAL,\#(70-2) ; Set 17.5 \mus
LD TBDATAH,\#(35-2) ; Set 8.75 \mus
LD TBCON,\#00000111b ;Clock Source \leftarrow fxx
;Disable Timer B interrupt.
;Select Repeat Mode for Timer B.
;Start Timer B operation.
; Set Timer B Output flip-flop (TBOF)
;High.
OR P2CONL,\#00000011b ; Set P2.0 to TBPWM Mode.
;This command generates 38kHz, 1/3
;duty pulse signal through P2.0.
•
\bullet
\bullet

```

Figure 75 presents an example waveform that sets Timer B to One Shot Mode, sets the oscillation frequency as the Timer B clock source, and causes TBDATAH and TBDATAL to establish a \(40 \mu \mathrm{~s}\)-width pulse.


Figure 75. Timer B Waveform, Example \#3 of 3

To generate the waveform in Figure 75, the following factors form the calculation, which follows.
- Timer B is used in One Shot Mode
- The oscillation frequency is 4 MHz ( 1 clock \(=0.25 \mu \mathrm{~s}\) )
- TBDATAH \(=40 \mu \mathrm{~s} / 0.25 \mu \mathrm{~s}=160\), TBDATAL \(=1\)
- P2.0 is set to TBPWM Mode
```

    ORG 0100h ;Reset address
    START DI
\bullet
\bullet
LD TBDATAH,\# (160-2);Set 40 \mus
LD TBDATAL,\# 1 ; Set any value except 00H
LD TBCON,\#00000001b;Clock Source \leftarrow fOSC
;Disable Timer B interrupt.
;Select One Shot Mode for Timer B.
;Stop Timer B operation.
; Set Timer B output flip-flop (TBOF)
;High
OR P2CONL, \#00000011b ; Set P2.0 to TBPWM Mode.
\bullet
Pulse_out: LD TBCON,\#00000101b ; Start Timer B operation
;To make the pulse at this point.
;After the instruction is executed,
;0.75 \mus is required
;before the falling edge of the pulse
;starts.

```

\section*{Chapter 13. 8-Bit Timer C}

This chapter discusses the S3F8S5A MCU's 8-bit Timer C, an 8-bit general-purpose timer/counter featuring two operating modes, each of can be selected using one of the following two TCCON settings:
- Interval Timer Mode (toggle output at the TCOUT/TCPWM pins), in which only a match interrupt occurs
- PWM Mode (TCOUT/TCPWM pin), in which match and overflow interrupts can occur

Timer C also features the following functional components:
- Clock frequency divider with multiplexer
- 8-bit counter, 8-bit comparator, and 8-bit reference data register (TCDATA)
- PWM or match output (TCOUT/TCPWM)
- Timer C match/overflow interrupt (IRQ2, vector D4h) generation
- Timer C Control (TCCON) Register; Set1, Bank0, ECh, read/write

Figure 76 presents a block diagram of the Timer C function.


Figure 76. Timer C Functional Block Diagram

Note: When operating in PWM Mode, the match signal cannot clear the counter.

\subsection*{13.1. Timer C Control Register}

The Timer C Control (TCCON) Register, shown in Table 69, can be used to perform the following tasks:
- Select the Timer C operating mode \(\left(\mathrm{f}_{\mathrm{XX}} / 1 \& \mathrm{PWM}\right.\) Mode or \(\mathrm{f}_{\mathrm{XX}} / 64\) \& Interval Mode)
- Select the Timer C 3-bits prescaler
- Clear the Timer C counter, TCCNT
- Enable the Timer C match/overflow interrupt
- Start the Timer C

TCCON is located in Set1, Bank0 at address ECh, and is read/write-addressable using Register Addressing Mode. A System Reset clears TCCON, thereby disabling Timer C. The Timer C counter can be cleared at any time during normal operation by writing a 1 to TCCON.3.
To enable the Timer C match/overflow interrupt (IRQ2, vector D4h), write a 1 to TCCON. 7 and TCCON.1. To generate the exact time interval, write a 0 to TCCON. 3 to clear the counter and the interrupt pending bit. To detect an interrupt pending condition when TCINT is disabled, the application software polls the pending bit, TCCN.0. When a 1 is detected, a Timer C match/overflow interrupt is pending. When the TCINT subroutine has been serviced, the pending condition must be cleared by software by writing a 0 to the Timer C interrupt pending bit, TCCON.0.

Table 69. Timer C Control Register (TCCON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\mathrm{read} / \mathrm{write}\).} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C Start/Stop Bit \\
0: Stop Timer C. \\
1: Start Timer C.
\end{tabular}} \\
\hline [6:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C 3-Bit Prescaler Bits 000: Not divided. 001: Divided by 2. 010: Divided by 3. 011: Divided by 4. 100: Divided by 5 . 101: Divided by 6. 110: Divided by 7. \\
111: Divided by 8.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C Counter Clear Bit* \\
0 : No effect. \\
1: Clear the Timer C counter (when write).
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C Mode Selection Bit \\
\(0: f_{x x} / 1\) and PWM Mode. \\
1: \(f_{X X} / 64\) and Interval Mode.
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer C Interrupt Pending Bit \\
0 : No interrupt pending (when read), clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: *The TCCON. 3 value is automatically cleared to 0 after being cleared by the counter.} \\
\hline
\end{tabular}

\section*{Chapter 14. 16-Bit Timer D0/D1}

This chapter discusses the S3F8S5A MCU's 16-bit Timer D0/D1, a 16-bit general-purpose timer. Timer D0 features the following three operating modes, each of which can be selected using the appropriate TD0CON setting:
- Interval Timer Mode (toggle output at the TD0OUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TD0CAP pin
- PWM Mode (TD0PWM); the PWM output sharesits ouput port with the TD0OUT pin

Timer D0 also features the following functional components:
- Clock frequency divider ( \(\mathrm{f}_{\mathrm{XX}}\) divided by \(1024,256,64,8,1\) ) with multiplexer
- External clock input pin (TD0CLK)
- A 16-bit counter (TD0CNTH/TD0CNTHL), a 16-bit comparator, and two 16-bitreference data registers (TD0DATAH/TD0DATAL)
- I/O pins for capture input (TD0CAP) or match output (TD0OUT)
- Timer D0 overflow interrupt (IRQ3, vector DAh) and match/capture interrupt generation (IRQ3, vector D8h)
- Timer D0 Control (TD0CON) Register (Page 4, 01h; read/write)

Figure 77 presents a block diagram of the Timer D0 function.


Figure 77. Timer D0 Functional Block Diagram

\subsection*{14.1. Timer D0 Control Register}

Use the Timer D0 Control (TD0CON) Register, shown in Table 70, to perform the following tasks:
- Select the Timer D0 operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer D0 input clock frequency
- Clear the Timer D0 counter, TD0CNTH/TD0CNTL
- Enable the Timer D0 overflow interrupt or Timer D0 match/capture interrupt

TD0CON is located in Page 4 at address 01 h , and is read/write addressable using Register Addressing Mode.

A reset clears TD0CON to 00 h , thereby setting Timer D0 to normal Interval Timer Mode, and selecting an input clock frequency of \(\mathrm{f}_{\mathrm{XX}} / 1024\); all Timer D0 interrupts are disabled.

To disable counter operation, set TD0CON.7-. 5 to 111b. Clear the Timer D0 counter at any time during normal operation by writing a 1 to TD0CON.2.

Table 70. Timer D0 Control Register (TDOCON; Page 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{01h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer DO Input Clock Selection Bits 000: \(\mathrm{f}_{\mathrm{XX}} / 1024\). \\
001: \(\mathrm{f}_{\mathrm{XX}} / 256\). \\
010: \(\mathrm{f}_{\mathrm{XX}} / 64\). \\
011: \(\mathrm{f}_{\mathrm{XX}} / 8\). \\
100: \(\mathrm{f}_{\mathrm{XX}} / 1\). \\
101: External clock (TD0CLK) falling edge. \\
110: External clock (TDOCLK) rising edge. \\
111: Counter stop.
\end{tabular}} \\
\hline [4:3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D0 Operating Mode Selection Bits \\
00: Interval Mode (TD0OUT). \\
01: Capture Mode (Capture on rising edge, counter running, OVF can occur). \\
10: Capture Mode (Capture on falling edge, counter running, OVF can occur. \\
11: PWM Mode (OVF and match interrupt can occur).
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{```
Timer DO Counter Clear Bit*
0: No effect.
1: Clear the Timer D0 counter (when write).
```} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D0 Match/Capture Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer DO Overflow Interrupt Enable Bit \\
0 : Disable overflow interrupt. \\
1: Enable overflow interrupt.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: *Refer to the Interrupt Pending (INTPND) Register for the Timer D0 pending bits.} \\
\hline
\end{tabular}

The IRQ3-level Timer D0 overflow interrupt (TD0OVF) is at vector address DAh. When a Timer D0 overflow interrupt occurs and is serviced by an interrupt (IRQ3, vector DAh), write a 1 to TD0CON.0. When a Timer D0 overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the Timer D0 match/capture interrupt (IRQ3, vector D8h), write a 1 to TD0CON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.3. When a 1 is detected, a Timer D0 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a 0 to the Timer D0 match/capture interrupt pending bit, INTPND. 3 .

\subsection*{14.2. Timer D0 Function Description}

This section describes the features and functions of the Timer A interrupt.

\subsection*{14.2.1. Timer DO Interrupts}

Timer D0 can generate two interrupts: the Timer D0 overflow interrupt (TD0OVF) and the Timer D0 match/capture interrupt (TD0INT). TD0OVF is associated to interrupt level IRQ3 at vector DAh. TD0INT is also associated to interrupt level IRQ3, but is assigned the separate vector address, D8h.

A Timer D0 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND. 2 interrupt pending bit. However, the Timer D0 match/capture interrupt pending condition must be cleared by the application's interrupt service routine by writing a 0 to the INTPND. 3 interrupt pending bit.

\subsection*{14.2.2. Timer DO Interval Timer Mode}

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D0 Reference Data Register, TD0DATAH/TD0DATAL. The match signal generates a Timer D0 match interrupt (TD0INT, vector D8h) and clears the counter.

If, for example, you write the value 1087 h to TD0DATAH/TD0DATAL, the counter will increment until it reaches 1087 h . At this point, the Timer D0 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the Timer D0 output pin is inverted; see Figure 78.


Figure 78. Simplified Timer DO Function Diagram: Interval Timer Mode

\subsection*{14.2.3. Timer DO Pulse Width Modulation Mode}

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TD0PWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D0 Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFFFh, then continues incrementing from 0000 h .

Although you can use the match signal to generate a Timer D0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TD0PWM pin is held Low as long as the reference data value is less than or equal to ( \(\leq\) ) the counter value; the pulse is then held High for as long as the data value is greater than \((>)\) the counter value. One pulse width is equal to \(\mathrm{t}_{\mathrm{CLK}} \mathrm{x} 65536\); see Figure 79.


Figure 79. Simplified Timer D0 Function Diagram: PWM Mode

\subsection*{14.2.4. Timer DO Capture Mode}

In Capture Mode, a signal edge that is detected at the TD0CAP pin opens a gate and loads the current counter value into the Timer D0 Data Register. Rising or falling edges can be selected to trigger this operation.

Timer D0 also provides an capture input source: the signal edge at the TD0CAP pin. Select the capture input by setting the values of the Timer D0 capture input selection bits in the Port 2 Control Register, P2CONL.3-. 2 (Set1, Bank1, E7h). When P2CONL.3-. 2 is 00 , the TD0CAP input is selected.

Both kinds of Timer D0 interrupts can be used in Capture Mode: the Timer D0 overflow interrupt is generated whenever a counter overflow occurs; the Timer D0 match/capture interrupt is generated whenever the counter value is loaded into the Timer D0 Data Register.

By reading the captured data value in TD0DATAH/TD0DATAL, and assuming a specific value for the Timer D0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TD0CAP pin; see Figure 80.


Figure 80. Simplified Timer D0 Function Diagram: Capture Mode

\section*{Chapter 15. 16-Bit Timer D1}

The 16 -bit Timer D1 is a 16 -bit general-purpose timer featuring three operating modes, each of which can be selected using one of the following TD1CON settings:
- Interval Timer Mode (toggle output at the TD1OUT pin)
- Capture Input Mode with a rising or falling edge trigger at the TD1CAP pin
- PWM Mode (TD1PWM); PWM output shares its output port with the TD1OUT pin

Timer D1 also features the following functional components:
- Clock frequency divider ( \(\mathrm{f}_{\mathrm{XX}}\) divided by \(1024,256,64,8,1\) ) with multiplexer
- External clock input pin (TD1CLK)
- A 16-bit counter (TD1CNTH/TD1CNTL), a 16-bit comparator, and two 16-bit reference data registers (TD1DATAH/TD1DATAL)
- I/O pins for capture input (TD1CAP), or match output (TD1OUT)
- Timer D1 overflow interrupt (IRQ3, vector DEh) and match/capture interrupt (IRQ3, vector DCh) generation
- Timer D1 Control (TD1CON) Register (Page 4, 0Ah; read/write)

Figure 81 presents a block diagram of the Timer D1 function.


Figure 81. Timer D1 Functional Block Diagram

\subsection*{15.1. Timer D1 Control Register}

Use the Timer D1 Control (TD1CON) Register, shown in Table 71, to perform the following tasks:
- Select the Timer D1 operating mode (Interval Timer, Capture Mode, or PWM Mode)
- Select the Timer D1 input clock frequency
- Clear the Timer D1 counter, TD1CNTH/T D1CNTL
- Enable the Timer D1 overflow interrupt or Timer D1 match/capture interrupt

TD1CON is located in Set1 and Bank1 at address FBh, and is read/write addressable using Register Addressing Mode.

A reset clears TD1CON to 00 h , thereby setting Timer D1 to normal Interval Timer Mode, selecting an input clock frequency of \(\mathrm{f}_{\mathrm{XX}} / 1024\), and disabling all Timer D 1 interrupts. To disable the counter operation, set TD1CON.7-. 5 to 111b. The Timer D1 counter can be cleared at any time during normal operationby writing a 1 to TD1CON.2. The IRQ3-level Timer D1 overflow interrupt (TD1OVF) is at vector address DEh.

Table 71. Timer D1 Control Register (TD1CON; Page 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{OAh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D1 Input Clock Selection Bits 000: \(f_{X X} / 1024\). \\
001: \(\mathrm{f}_{\mathrm{xx}} / 256\). \\
010: \(f_{X X} / 64\). \\
011: \(\mathrm{f}_{\mathrm{Xx}} / 8\). \\
100: \(\mathrm{f}_{\mathrm{xx}} / 1\). \\
101: External clock (TD1CLK) falling edge. \\
110: External clock (TD1CLK) rising edge. \\
111: Counter stop.
\end{tabular}} \\
\hline [4:3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D1 Operating Mode Selection Bits \\
00: Interval Mode (TD1OUT). \\
01: Capture Mode (Capture on rising edge, counter running, OVF can occur). \\
10: Capture Mode (Capture on falling edge, counter running, OVF can occur. \\
11: PWM Mode (OVF and match interrupt can occur).
\end{tabular}} \\
\hline [2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D1 Counter Clear Bit* \\
0 : No effect. \\
1: Clear the Timer D1 counter (when write).
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D1 Match/Capture Interrupt Enable Bit \\
0 : Disable interrupt. \\
1: Enable interrupt.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Timer D1 Overflow Interrupt Enable Bit \\
0: Disable overflow interrupt. \\
1: Enable overflow interrupt.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: *Refer to the Interrupt Pending (INTPND) Register for the Timer D1 pending bits.} \\
\hline
\end{tabular}

When a Timer D1 overflow interrupt occurs and is serviced interrupt (IRQ3, vector DEh), write a 1 to TD1CON.0. When a Timer D1 overflow interrupt occurs and is serviced by
the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the Timer D1 match/capture interrupt (IRQ3, vector DCh), write a 1 to TD1CON.1. To detect a match/capture interrupt pending condition, the application software polls INTPND.3. When a 1 is detected, a Timer D1 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a 0 to the Timer D1 match/capture interrupt pending bit, INTPND. 5.

\subsection*{15.2. Timer D1 Function Description}

This section describes the features and functions of the Timer D1 interrupt.

\subsection*{15.2.1. Timer D1 Interrupts}

The Timer D1 can generate two interrupts: the Timer D1 overflow interrupt (TD1OVF), and the Timer D1 match/capture interrupt (TD1INT). TD1OVF is associates to interrupt level IRQ3, vector DEh. TD1INT also associates to interrupt level IRQ3, but is assigned the separate vector address, \(D C h\).

A Timer D1 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced, or should be cleared by software in the interrupt service routine by writing a 0 to the INTPND. 4 interrupt pending bit. However, the Timer D1 match/capture interrupt pending condition must be cleared by the application's interrupt service routine by writing a 0 to the INTPND. 5 interrupt pending bit.

\subsection*{15.2.2. Timer D1 Interval Timer Mode}

In Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D1 Reference Data Register, TD1DATAH/TD1DATAL. The match signal generates a Timer D1 match interrupt (TD1INT, vector DCh) and clears the counter.

If, for example, you write the value 1087 h to TD1DATAH/TD1DATAL, the counter will increment until it reaches 1087 h . At this point, the Timer D1 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the Timer D1 output pin is inverted; see Figure 82.


Figure 82. Simplified Timer D1 Function Diagram: Interval Timer Mode

\subsection*{15.2.3. Timer D1 Pulse Width Modulation Mode}

Pulse Width Modulation (PWM) Mode lets you program the width (duration) of the pulse that is output at the TD1PWM pin. As in Interval Timer Mode, a match signal is generated when the counter value is identical to the value written to the Timer D1 Data Register. In PWM Mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFFFh, then continues incrementing from 0000 h .

Although you can use the match signal to generate a Timer D1 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TD1PWM pin is held Low as long as the reference data value is less than or equal to ( \(\leq\) ) the counter value; the pulse is then held High for as long as the data value is greater than \((>)\) the counter value. One pulse width is equal to \(\mathrm{t}_{\mathrm{CLK}} \mathrm{x} 65536\); see Figure 83 .


Figure 83. Simplified Timer D1 Function Diagram: PWM Mode

\subsection*{15.2.4. Timer D1 Capture Mode}

In Capture Mode, a signal edge that is detected at the TD1CAP pin opens a gate and loads the current counter value into the Timer D1 Data Register. Select rising or falling edges to trigger this operation.
Timer D1 also provides a capture input source: the signal edge at the TD1CAP pin. Select the capture input by setting the values of the Timer D1 capture input selection bits in the Port 1 Control Register, P1CONH.3-. 2 (Set1, Bank1, E0h). When P1CONH.3-. 2 is 00, the TD1CAP input is selected.

Both kinds of Timer D1 interrupts can be used in Capture Mode: the Timer D1 overflow interrupt is generated whenever a counter overflow occurs, and the Timer D1 match/capture interrupt is generated whenever the counter value is loaded into the Timer D1 Data Register.

By reading the captured data value in TD1DATAH/TD1DATAL, and assuming a specific value for the Timer D1 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TD1CAP pin; see Figure 84.


Figure 84. Simplified Timer D1 Function Diagram: Capture Mode

\section*{Chapter 16. Watch Timer}

The watch timer functions include programmable periodic interrupts, programmable frequency buzzer output, and a clock source for the LCD controller. The time base input for the watch timer can be set to either the main clock divided by 128 or the 32.768 kHz subclock.

To start watch timer operation, set bit 1 of the Watch Timer Control Register, WTCON.1, to 1 . To enable the watch timer overflow interrupt (IRQ4, vector E6h), set WTCON. 0 to 1. After the watch timer starts and the time selected by WTCON.3-. 2 elapses, the watch timer interrupt pending bit (INTPND.7) is automatically set to 1 , and interrupt requests continue to occur in \(1.995 \mathrm{~ms}, 0.125 \mathrm{~s}, 0.25 \mathrm{~s}\) and 0.5 s intervals.

The watch timer can also generate a programmable frequency for the BUZ output pin for a buzzer function. WTCON. 3 and WTCON. 2 must be set to 11 b , thereby selecting 1.995 ms , and the output frequency can then be selected from \(0.5 \mathrm{kHz}, 1 \mathrm{kHz}, 2 \mathrm{kHz}\), or 4 kHz with WTCON. 4 and . 5.

The watch timer supplies the clock frequency for the LCD controller \(\left(f_{L C D}\right)\). Therefore, if the watch timer is disabled, the LCD controller does not operate.
The watch timer provides the following features:
- Periodic interrupt generation ( \(1.995 \mathrm{~ms}, 0.125 \mathrm{~s}, 0.25 \mathrm{~s}\) or 0.5 s )
- Selectable main clock or subclock for time base
- Provides clock source generation for the LCD controller ( \(\mathrm{f}_{\mathrm{LCD}}\) )
- I/O pin for buzzer output frequency generator (BUZ)
- Watch timer overflow interrupt (IRQ4, vector E6h) generation
- Watch Timer Control (WTCON) Register (Set1, Bank1, FEh, read/write)

Figure 85 presents a block diagram of the watch timer circuit.


Figure 85. Watch Timer Circuit Block Diagram

\subsection*{16.1. Watch Timer Control Register}

The Watch Timer Control (WTCON) Register, shown in Table 72, is used to select the watch timer interrupt time and buzzer signal to enable or disable the watch timer function. It is located in Set1, Bank1 at address FEh, and is read/write addressable using Register Addressing Mode.

Table 72. Watch Timer Control Register (WTCON; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Watch Timer Clock Selection Bits \\
00: Select main clock divided by \(2^{7}\left(f_{X X} / 128\right)\). \\
01: Select main clock divided by \(2^{8}\left(\mathrm{f}_{\mathrm{XX}} / 256\right)\). \\
10: Select subclock. \\
11: Not available.
\end{tabular}} \\
\hline [5:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Buzzer Signal Selection Bits 00: 0.5 kHz . \\
01: 1 kHz . \\
10: 2 kHz . \\
11: 4 kHz .
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Watch Timer Speed Selection Bits \\
00: Set watch timer interrupt to 0.5 s . \\
01: Set watch timer interrupt to 0.25 s . \\
10: Set watch timer interrupt to 0.125 s . \\
11: Set watch timer interrupt to 0.391 s .
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Watch Timer Enable Bit \\
0 : Disable watch timer; clear frequency dividing circuits. \\
1: Enable watch timer.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Watch Timer Interrupt Enable Bit \\
0: Disable watch timer interrupt. \\
1: Enable watch timer interrupt.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: Refer to bit 7 of the INTPND Register for the watch timer pending bit.} \\
\hline
\end{tabular}

A reset clears WTCON to 00 h , thereby disabling the watch timer. Therefore, to use the watch timer, write the appropriate value to WTCON.

\section*{Chapter 17. LCD Controller/Driver}

The S3F8S5A microcontroller can directly drive a 18 -segment x 8 -common LCD panel up to 144 dots. Its LCD block features the following components:
- LCD controller/driver
- Display RAM ( \(00 \mathrm{~h}-15 \mathrm{~h}\) ) for storing display data in Page 3
- 4 common/segment output pins (COM4/SEG16-COM7/SEG19)
- 18 segment output pins (SEG0-SEG15/SEG20-SEG21)
- 4 common output pins (COM0-COM3)
- LCD bias by voltage-dividing resistors

The LCD Control (LCON) Register, shown in Table 73, is used to turn the LCD display on and off and to select the frame frequency, LCD duty, and bias. Data written to LCD display RAM can be automatically transferred to the segment signal pins without any program control. When a subsystem clock is selected as the LCD clock source, the LCD display is enabled even in the main clock stop or idle modes.
LCD data stored in display RAM locations are transferred to the segment signal pins automatically without program control.

Table 73. LCD Control Register (LCON; Set1, Bank1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & \multicolumn{8}{|c|}{F5h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
COM Pins High Impedance Control Bit \\
0: Display off. \\
1: Turn Display on.
\end{tabular}} \\
\hline
\end{tabular}


Figure 86 presents a block diagram of the LCD function.


Figure 86. LCD Function Diagram

Figure 87 presents a diagram of the LCD circuit.


Figure 87. LCD Circuit

\subsection*{17.1. LCD RAM Address Area}

RAM addresses of \(00 \mathrm{~h}-15 \mathrm{~h}\) in Page 3 are used as LCD data memory. These locations can be addressed by 1 -bit or 8 -bit instructions. When the bit value of a display segment is 1 , the LCD display is turned on; when the bit value is 0 , the display is turned off.
Display RAM data are sent out through the segment pins, SEG0-SEG21, using a direct memory access (DMA) method that is synchronized with the \(\mathrm{f}_{\text {LCD }}\) signal. RAM addresses
in this location that are not used for LCD display can be allocated to general-purpose use; see Table 74.

Table 74. LCD Display Data RAM Organization
\begin{tabular}{ccllllllll}
\hline COM & Bit & SEG0 & SEG1 & SEG2 & SEG3 & SEG4 & - & SEG20 & SEG21 \\
\hline COM0 & .0 & & & & & & & & \\
\hline COM1 & .1 & & & & & & & & \\
\hline COM2 & .2 & & & & & & & & \\
\hline COM3 & .3 & & \(300 h\) & 301 h & 302 h & 303 h & 304 h & - & 314 h \\
\hline COM4 & .4 & & & & & & & & \\
\hline COM5 & .5 & & & & & & & & \\
\hline COM6 & .6 & & & & & & & & \\
\hline COM7 & .7 & & & & & & & & \\
\hline
\end{tabular}

\subsection*{17.2. LCD Control Register}

The LCD Control (LCON) Register, shown in Table 75, is located in Set1, Bank1 at address F9h, and is read/write addressable using Register Addressing Mode. This register features the following control functions:
- LCD duty and bias selection
- LCD clock selection
- LCD display control

The LCON Register is used to turn the LCD display on/off, to select duty and bias, to select the LCD clock. A reset clears the LCON Register to 00 h , thereby turning off the LCD display, selecting \(1 / 8\) duty and \(1 / 4\) bias, and selecting 128 Hz for the LCD clock.
The LCD clock signal determines the frequency of the COM signal scan of each segment output; also referred to as the LCD frame frequency. Because the LCD clock is generated by the watch timer clock ( \(\mathrm{f}_{\mathrm{W}}\) ), the watch timer should be enabled when the LCD display is turned on.

Note: The clock and duty for the LCD controller/driver is automatically initialized by hardware whenever the LCON Register data value is rewritten. Therefore, the LCON Register does not rewrite frequently.

Table 75. LCD Control Register (LCON; Set1, Bank1)


\subsection*{17.3. Internal Resistor Bias}

Figure 88 shows the internal bias connections.

1/4 Bias


1/3 Bias


Figure 88. Internal Resistor Bias Pin Connections

Note: In Figure 88, \(\mathrm{V}_{\mathrm{LC} 0}\) and \(\mathrm{V}_{\mathrm{LC} 1}\) should be connected at \(1 / 3\) bias; \(\mathrm{V}_{\mathrm{LC} 0}, \mathrm{~V}_{\mathrm{LC} 1}\), and \(\mathrm{V}_{\mathrm{LC} 2}\) should be connected at \(1 / 2\) bias.

\subsection*{17.4. Common Signals}

The common signal (COM) output pin selection varies according to the selected duty cycle, as follows:
- In \(1 / 8\) Duty Mode, COM0-COM7 (SEG0-SEG15/SEG20-SEG21) pins are selected
- In 1/4 Duty Mode, COM0-COM3 (SEG0-SEG21) pins are selected
- In \(1 / 3\) Duty Mode, COM0-COM2 (SEG0-SEG21) pins are selected
- In \(1 / 2\) Duty Mode, COM0-COM1 (SEG0-SEG21) pins are selected

\subsection*{17.5. Segment Signals}

The 22 LCD segment signal pins are connected to their corresponding display RAM locations at Page 3. The bits of the display RAM are synchronized with the common signal output pins.
When the bit value of a display RAM location is 1 , a select signal is sent to the corresponding segment pin. When the display bit is 0 , a no-select signal is sent to the corresponding segment pin. See Figures 89 and 90 .


Figure 89. Select/No-Select Signal in 1/2 Duty, \(1 / 2\) Bias Display Mode


Figure 90. Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode

Figures 91 through 95 present waveforms of the LCD signal for differing duty and bias configurations.


Figure 91. LCD Signal Waveforms: 1/2 Duty, 1/2 Bias

Note: In Figure 91, \(\mathrm{V}_{\mathrm{LC} 0}=\mathrm{V}_{\mathrm{LC} 1}, \mathrm{~V}_{\mathrm{LC} 2}\).


Figure 92. LCD Signal Waveforms: 1/3 Duty, 1/3 Bias

Note: In Figure 92, \(\mathrm{V}_{\mathrm{LC} 0}=\mathrm{V}_{\mathrm{LC} 1}\).


Figure 93. LCD Signal Waveforms: 1/4 Duty, 1/3 Bias

Note: In Figure 93, \(\mathrm{V}_{\mathrm{LC} 0}=\mathrm{V}_{\mathrm{LC} 1}\).


Figure 94. LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, \#1 of 2


Figure 95. LCD Signal Waveforms: 1/8 Duty, 1/4 Bias, \#2 of 2

\section*{Chapter 18. 10-Bit Analog-to-Digital Converter}

The 10 -bit \(\mathrm{A} / \mathrm{D}\) converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 10-bit digital values. The analog input level must lie between the \(A V_{\text {REF }}\) and \(V_{S S}\) values.
The \(A / D\) converter features the following components:
- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC Control (ADCON) Register
- Eight multiplexed analog data input pins (AD0-AD7)
- 10 -bit A/D conversion data output register (ADDATAH/ADDATAL)
- 8-bit digital input port (alternatively, I/O port)
- \(A V_{\text {REF }}\) and \(V_{\text {SS }}\) pins

\subsection*{18.1. Function Description}

To initiate an analog-to-digital conversion procedure, set the ADCEN signal for ADC input enable at Ports \(0 / 1\); the pin set with the alternative function can be used for ADC analog input. Next, write the channel selection data in ADCON.4-. 6 to select one of the eight analog input pins (AD0-AD7), then set the conversion start or disable bit, ADCON.0. The read/write ADCON Register (see Table 76 on page 281) is located in Set1, Bank0 at address D2h. The pins that are not used for ADC can be used for normal I/O.
During a normal conversion, ADC logic initially sets the successive approximation register to 200 h (the approximate halfway point of a 10 -bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10 -bit conversions for one input channel at a time. Different channels can be dynamically selected by manipulating the channel selection bit value (ADCON.6-.4) in the ADCON Register. To start the A/D conversion, set the start bit, ADCON.0. When a conversion is completed, ADCON.3, the end-of-conversion (EOC) bit, is automatically set to 1 , and the result is dumped into the ADDATAH/ADDATAL registers (see Tables 77 and 78 on page 282), where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/ADDATAL before another conversion starts; otherwise, the previous result will be overwritten by the next conversion result.

Note: Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the AD0-AD7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters the STOP or IDLE modes in this conversion process, there will be a leakage current path in the A/D block. Therefore, use the STOP or IDLE modes after ADC operation is finished.

\subsection*{18.1.1. Conversion Timing}

The A/D conversion process requires four steps (i.e., 4 clock edges) to convert each bit and 10 clocks to set up an A/D conversion. Therefore, total of 50 clocks are required to complete a 10 -bit conversion: When \(\mathrm{f}_{\mathrm{XX}} / 8\) is selected for conversion clock with an 8 MHz \(\mathrm{f}_{\mathrm{XX}}\) clock frequency, one clock cycle is \(1 \mu \mathrm{~s}\).
Each bit conversion requires 4 clocks; the conversion rate is calculated as follows:
4 clocks/bit \(\times 10\) bits + set-up time \(=50\) clocks
50 clocks \(\times 1 \mu \mathrm{~s}=50 \mu \mathrm{~s}\) at 1 MHz

\subsection*{18.1.2. A/D Converter Control Register}

The A/D Converter Control (ADCON) Register, shown in Table 76, is located at address D 2 h in Set1, Bank0, and provides the following functions:
- Analog input pin selection (ADCON.6-.4)
- End-of-conversion status detection (ADCON.3)
- ADC clock selection (ADCON.2-.1)
- A/D operation start or disable (ADCON.0)

After a reset, the start bit is turned off; only one analog input channel at a time can be selected. Other analog input pins (AD0-AD7) can be selected dynamically by manipulating the ADCON.4-. 6 bits; analog input pins that remain unused can be used for normal I/O functions.

Table 76. AID Converter Control Register (ADCON; Set1, Bank0)


\subsection*{18.2. A/D Converter Data Registers}

The contents of the A/D Converter Data High and Low Byte (ADDATAH/ADDATAL) Register are shown in Tables 77 and 78.

Table 77. AID Converter Data High Byte Register (ADDATAH; Set1,

\section*{Bank0)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R & R & R & R & R & R & R & R \\
\hline Address & \multicolumn{8}{|c|}{DOh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; R/W = read/write.} \\
\hline
\end{tabular}

Table 78. A/D Converter Control Register (ADDATAL; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R & R & R & R & R & R & R & R \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline
\end{tabular}

\subsection*{18.2.1. Internal Reference Voltage Levels}

In the ADC function block, the analog input voltage level is compared to the reference voltage. This voltage level must remain within the \(\mathrm{V}_{\mathrm{SS}}-\)-to- \(\mathrm{AV}_{\text {REF }}\) range; usually, \(\mathrm{AV}_{\text {REF }}\) \(\leq V_{D D}\).

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always \(1 / 2 \mathrm{AV}\) REF.

Figure 96 presents a block diagram of the A/D Converter function.


Figure 96. A/D Converter Functional Block Diagram

Figure 97 presents a diagram of the recommended A/D Converter circuit.


Figure 97. Recommended AID Converter Circuit for Highest Absolute Accuracy

\section*{Chapter 19. Serial I/O Interface}

The serial I/O (SIO) module can interface with various types of external devices that require serial data transfers. The components of each SIO function block are:
- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pins (SCK)

The SIO module can transmit or receive 8 -bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

\subsection*{19.1. Programming Procedure}

To program the SIO modules, observe the following basic steps:
1. Configure the I/O pins at port (SO, SCK, SI) by loading the appropriate value to the P2CONH and P2CONL registers, if necessary.
2. Load an 8 -bit value to the SIOCON Control Register to properly configure the serial I/O module. In this operation, SIOCON. 2 must be set to 1 to enable the data shifter.
3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON.1) to 1 .
4. When transmitting data to the serial buffer, write data to SIODATA and set SIOCON. 3 to 1 ; the shift operation starts.
5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIOCON.0) is set to 1 and an SIO interrupt request is generated.

\subsection*{19.2. SIO Control Register}

The control register for the serial I/O interface module, SIOCON, shown in Table 79, is located at E7h in Set1, Bank0. This register provides the following control settings for the SIO module:
- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB-first or LSB-first)

Table 79. SIO Control Register (SIOCON; Set1, BankO)

\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([1]\) & \begin{tabular}{l} 
SIO Interrupt Enable Bit \\
0: Disable SIO interrupt. \\
1: Enable SIO interrupt.
\end{tabular} \\
\hline\(\left[\begin{array}{l}\text { SIO Interrupt Pending Bit } \\
\text { 0: No interrupt is pending when read; clear pending condition when write. } \\
\text { 1: Interrupt is pending. }\end{array}\right.\) \\
\hline
\end{tabular}

A reset clears the SIOCON value to 00 h , thereby configuring the corresponding module with an internal clock source at the SCK, selecting a receive-only operating mode, and clearing the 3 -bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.

\subsection*{19.3. SIO Prescaler Register}

The control register for the serial I/O interface module, SIOPS, is located at E9h in Set1, Bank0. The value stored in this SIOPS Register lets you determine the SIO clock rate (baud rate) as follows:

Baud rate \(=\) Input clock \(\left(\mathrm{f}_{\mathrm{Xx}} / 4\right) /(\) Prescaler value +1\()\), or SCK input clock, in which the input clock is \(\mathrm{f}_{\mathrm{XX}} / 4\)

The contents of the SIO Prescaler (SIOPS) Register are shown in Table 80.
Table 80. SIO Prescaler Register (SIOPS; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W \\
\hline Address & & & & & & & & \\
\hline Mode & & & & r Add & ng Mo & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:0] & \multicolumn{8}{|l|}{SIO Prescaler Configuration Bits Baud rate \(=\left(f_{x x} / 4\right) /(\) SIOPS +1\()\).} \\
\hline
\end{tabular}

Figure 98 presents a block diagram of the SIO function.


Figure 98. SIO Functional Block Diagram

\subsection*{19.4. SIO Serial Timing}

Figure 99 presents a timing diagrams for Transmit/Receive Mode operation at the falling edge.


Figure 99. Serial I/O Timing in Transmit/Receive Mode ( \(\mathrm{T}_{\mathrm{X}}\) at Falling Edge; SIOCON. 4 = 0)

Figure 100 presents a timing diagrams for Transmit/Receive Mode operation at the falling edge.


Figure 100. Serial I/O Timing in Transmit/Receive Mode ( \(\mathrm{T}_{\mathrm{X}}\) at at Rising Edge; SIOCON. \(4=1\) )

\section*{Chapter 20. UART0}

The UART0 block features a full-duplex serial port with the following four programmable operating modes - one synchronous mode and three Universal Asynchronous Receiver/ Transmitter (UART) modes:
- Serial I/O with baud rate of \(\mathrm{f}_{\mathrm{U}} /(16 \mathrm{x}\) (BRDATA0+1))
- 8-bit UART Mode; variable baud rate
- 9-bit UART Mode; \(\mathrm{f}_{\mathrm{U}} / 16\)
- 9-bit UART Mode, variable baud rate

The UART0 receive and transmit buffers are both accessed via the UDATA0 Data Register, and are located in Set1, Bank0 at address F0h. Writing to the UART data register loads the transmit buffer; reading the UART0 data register accesses a physically separate receive buffer.

When accessing a receive data buffer (i.e., the shift register), reception of the next byte can begin before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, one of the bytes will be lost.
In all operating modes, transmission begins when any instruction (usually a write operation) uses the UDATA0 Register as its destination address. In Mode 0, serial data reception starts when the receive interrupt pending bit (UARTOCONH.0) is 0 and the receive enable bit (UART0CONH.4) is 1 . In modes 1, 2, and 3, reception starts whenever an incoming start bit ( 0 ) is received and the receive enable bit (UART0CONH.4) is set to 1 .

\subsection*{20.1. Programming Procedure}

To program the UART0 modules, observe the following basic steps:
1. Configure P2.6 and P2.7 to alternative function (RxD0 (P2.6), TxD0 (P2.7)) for the UART0 module by setting the P2CONH Register to the appropriate value.
2. Load an 8 -bit value to the UART0CONH/UART0CONL control registers to properly configure the UART0 I/O module.
3. For interrupt generation, set the UART0 I/O interrupt enable bit (UART0CONH. 1 or UART0CONL.1) to 1.
4. When you transmit data to the UART0 buffer, the data is written to UDATA0, and the shift operation starts.
5. When the shift operation (receive/transmit) is completed, the UART0 pending bit (UART0CONH. 0 or UART0CONL. 0 ) is set to 1 and a UART0 interrupt request is generated.

\subsection*{20.2. UARTO High-Byte Control Register}

The high-byte control register for UART0 is called UART0CONH, and is shown in Table 81. The UART0CONH Register is located at Set1, Bank0 at address EEh, and provides the following control functions:
- Operating mode and baud rate selection
- Multiprocessor communication and interrupt control
- Serial receive enable/disable control
- 9th data bit location for transmit and receive operations (modes 2 and 3 only)
- UART0 receive interrupt control

A reset clears the UART0CONH value to 00 h . Therefore, to use the UART0 module, write the appropriate value to UART0CONH.

Table 81. UARTO Control High Byte Register (UARTOCONH; Set1,

\section*{Bank0)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{EEh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bit & Description \\
\hline [7:6] & UART0 Mode Selection Bits \({ }^{1}\) \\
\hline \multirow[t]{4}{*}{MS1:MS0} & 00: Mode 0: Shift Register (ful( \(16 \times(\) BRDATAO +1\()\) )). \\
\hline & 01: Mode 1: 8-bit UART (fu/(16x (BRDATA0 + 1)) ). \\
\hline & 10: Mode 2: 9-bit UART (ful16). \\
\hline & 11: Mode 3: 9-bit UART (fu/(16x (BRDATA0 + 1))). \\
\hline \multirow[t]{3}{*}{[5]} & Multiprocessor Communication Enable Bit (modes 2 and 3 only) \({ }^{\mathbf{2}}\) \\
\hline & 0: Disable. \\
\hline & 1: Enable. \\
\hline \multirow[t]{3}{*}{[4]} & Serial Data Receive Enable Bit \\
\hline & 0: Disable. \\
\hline & 1: Enable. \\
\hline \multirow[t]{2}{*}{[3]} & TB8 (only when UARTOCONL. \(7=0{ }^{3}\) \\
\hline & Location of the 9th data bit to be transmitted in UARTO Mode 2 or 3 (i.e., 0 or 1). \\
\hline \multirow[t]{2}{*}{[2]} & RB8 (only when UARTOCONL. \(7=0{ }^{3}\) \\
\hline & Location of the 9th data bit to be received in UARTO Mode 2 or 3 (i.e., 0 or 1). \\
\hline \multirow[t]{3}{*}{[1]} & UARTO Receive Interrupt Enable Bit \\
\hline & 0 : Disable Rx interrupt. \\
\hline & 1: Enable Rx interrupt. \\
\hline \multirow[t]{3}{*}{[0]} & UARTO Receive Interrupt Pending Bit \\
\hline & 0 : No interrupt pending (when read); clear pending bit (when write). \\
\hline & 1: Interrupt is pending (when read). \\
\hline \multicolumn{2}{|l|}{Notes:} \\
\hline \multicolumn{2}{|l|}{1. The descriptions for the 8 -bit and 9 -bit UART modes do not include start and stop bits for the serial data receive and transmit operations.} \\
\hline 2. In mod bit is 0 & and 3 , if the MCE bit is set to 1 , then the receive interrupt will not be activated if the received 9th data mode 1 , if \(\mathrm{MCE}=1\), then the receive interrupt will not be activated if a valid stop bit was not received. the MCE bit should be 0 . \\
\hline \multicolumn{2}{|l|}{3. If UARTOCONL. \(7=1\), this bit is a don't care.} \\
\hline
\end{tabular}

\subsection*{20.3. UARTO Low-Byte Control Register}

The low-byte control register for UART0 is called UART0CONL, and is shown in Table 82. The UART0CONL Register is located at Set1, Bank0 ataddress EFh, and provides the following control functions:
- UART0 transmit and receive parity-bit selection
- UART0 clock selection
- UART0 transmit interrupt control

A reset clears the UART0CONL value to 00 h . Therefore, to use UART0 module, write the appropriate value to UART0CONL.

Table 82. UARTO Control Low Byte Register (UARTOCONL; Set1,
Banko)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{EFh} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Transmit Parity Autogeneration Enable Bit (modes 2 and 3 only) \({ }^{1}\) \\
0 : Disable parity bit autogeneration. \\
1: Enable parity bit autogeneration.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Transmit Parity Selection Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : Even parity bit. \\
1: Odd parity bit.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Receive Parity Selection Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : Even parity bit check. \\
1: Odd parity bit check.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Receive Parity Error Status Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : No parity bit error. \\
1: Parity bit error.
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Clock Selection Bits \\
\(00: f_{x x} / 8\). \\
01: \(f_{x x} / 4\). \\
10: \(f_{x x} / 2\). \\
11: \(\mathrm{f}_{\mathrm{xx}} / 1\).
\end{tabular}} \\
\hline \[
\begin{aligned}
& {[1]} \\
& \mathrm{TIE}
\end{aligned}
\] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Transmit Interrupt Enable Bit \\
0 : Disable Tx interrupt. \\
1: Enable Tx interrupt.
\end{tabular}} \\
\hline \[
\begin{aligned}
& \hline[0] \\
& \text { TIP }
\end{aligned}
\] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UARTO Transmit Interrupt Pending Bit \\
0 : No interrupt pending (when read); clear pending bit (when write). \\
1: Interrupt is pending (when read).
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Notes: \\
1. UARTOCONL bits in the range . \(7-.4\) are for modes 2 and 3 only. \\
2. If UARTOCONL. \(7=0\), this bit is a don't care.
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{20.4. UARTO Interrupt Pending bits}

In Mode 0 , the receive interrupt pending bit, UARTOCONH. 0 , is set to 1 when the 8 th receive data bit has been shifted. In Mode 1, the UART0CONH. 0 bit is set to 1 at the halfway point of the stopbit's shift time. In modes 2 or 3, the UART0CONH. 0 bit is set to 1 at
the halfway point of the RB8 bit's shift time. When the CPU has acknowledged the receive interrupt pending condition, the UART0CONH. 0 bit must then be cleared by software in the interrupt service routine.
In Mode 0 , the transmit interrupt pending bit UART0CONL. 0 is set to 1 when the 8th transmit data bit has been shifted. In modes 1,2 , or 3 , the UART0CONL. 0 bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the UART0CONL. 0 bit must then be cleared by software in the interrupt service routine.

\subsection*{20.5. UARTO Data Register}

The UART0 Data (UDATA0) Register is shown in Table 83.
Table 83. UART0 Data Register (UDATA0; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & 寺 & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:0] & \multicolumn{8}{|l|}{UARTO Data Register Configuration Bits Transmit or Receive data.} \\
\hline
\end{tabular}

\subsection*{20.6. UART0 Baud Rate Data Register}

The value stored in the UART0 Baud Rate Data (BRDATA0) Register, shown in Table 84, lets you determine the UART0 clock rate (baud rate).

Table 84. UARTO Baud Rate Data Register (BRDATA0; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write.} \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Bit & Description \\
\hline\([7: 0]\) & \begin{tabular}{l} 
UARTO Baud Rate Data Register Configuration Bits \\
Transmit or Receive data.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{20.7. UARTO Baud Rate Calculations}

Baud rate calculations for UART0 modes 0 to 3 are described in this section.

\subsection*{20.7.1. Mode 0 Baud Rate Calculation}

In Mode 0 , the baud rate is determined by the UART0 Baud Rate Data (BRDATA0) Register, which is located at Set1, Bank0 at address F1h. The calculation for this baud rate is:

Mode 0 baud rate \(=\mathrm{f}_{\mathrm{U}} /(16 \times(\) BRDATAO +1\())\)

\subsection*{20.7.2. Mode 2 Baud Rate Calculation}

The baud rate in Mode 2 is fixed at the \(f_{U}\) clock frequency divided by 16 , as follows:
Mode 2 baud rate \(=f_{U} / 16\)

\subsection*{20.7.3. Modes 1 and 3 Baud Rate Calculation}

In modes 1 and 3, the baud rate is determined by the UART0 Baud Rate Data (BRDATA0) Register, which is located at Set1, Bank0 at address F1h. The calculation for this baud rate is:

Mode 1 and 3 baud rate \(=f_{U} /(16 \times(\) BRDATAO +1\())\)
Table 85 presents a matrix of commonly used baud rates generated by BRDATA0.

Table 85. Commonly Used Baud Rates Generated by BRDATA0


Figure 101 presents a block diagram of the UART0 function.


Figure 101. UARTO Functional Block Diagram

\subsection*{20.8. UARTO Mode 0 Function Description}

In Mode 0, UART0 is input and output through the RxD0 (P2.6) pin, and the TxD0 (P2.7) pin outputs the shift clock. Data is transmitted or received in 8-bit units only. The LSB of the 8 -bit value is transmitted (or received) first.

\subsection*{20.8.1. Mode 0 Transmit Procedure}

Observe the following procedure to write transmission data via UART0 in Mode 0.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Clear the UART0 transmit parity-bit autogeneration enable bit, UART0CONL.7.
3. Select Mode 0 by setting UART0CONH. 7 and .6 to 00 b .
4. Write the transmission data to the UDATA0 Shift Register (F0h, Set1, Bank0) to start the transmission operation.

\subsection*{20.8.2. Mode 0 Receive Procedure}

Observe the following procedure to read receive data via UART0 in Mode 0 .
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Clear the UART0 transmit parity-bit autogeneration enable bit, UART0CONL.7.
3. Select Mode 0 by setting UART0CONH. 7 and .6 to 00 b .
4. Clear the receive interrupt pending bit, UARTOCONH. 0 , by writing a 0 to UART0CONH.0.
5. Set the UART0 receive enable bit, UART0CONH.4, to 1 .
6. The shift clock will now be output to the TxD0 (P2.7) pin and will read the data at the RxD0 (P2.6) pin. A UART0 receive interrupt occurs when UART0CONH. 1 is set to 1.

Figure 102 shows the timing of the Serial Port Mode 0 operation.


Figure 102. UARTO Serial Port Mode 0 Timing

\subsection*{20.9. Serial Port Mode 1 Function Description}

In Mode 1, 10 bits are transmitted through the TxD 0 ( P 2.7 ) pin or received through the RxD0 (P2.6) pin. Each data frame provides three components:
- \(\quad\) Start bit (0)
- 8 data bits (LSB first)
- Stop bit (1)

The baud rate for Mode 1 is variable.

\subsection*{20.9.1. Mode 1 Transmit Procedure}

Observe the following procedure to write transmission data via UART0 in Mode 1.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Clear the UART0 transmit parity-bit autogeneration enable bit (UART0CONL.7).
3. Select the baud rate to be generated by BRDATA0.
4. Select Mode 1 (8-bit UART) by setting UART0CONH bits 7 and 6 to 01 b .
5. Write transmission data to the UDATA0 Shift Register (F0h, Set1, Bank0). The start and stop bits are generated automatically by hardware.

\subsection*{20.9.2. Mode 1 Receive Procedure}

Observe the following procedure to read receive data via UART0 in Mode 1.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Clear the UART0 transmit parity-bit autogeneration enable bit, UART0CONL.7.
3. Select the baud rate to be generated by BRDATA0.
4. Select Mode 1 and set the Receive Enable (RE) bit in the UART0CONH Register to 1.
5. The start bit Low (0) condition at the RxD0 (P2.6) pin will cause the UART0 module to start the serial data receive operation.

Figure 103 shows the timing of the Serial Port Mode 1 operation.


Figure 103. UARTO Serial Port Mode 1 Timing

\subsection*{20.10. Serial Port Mode 2 Function Description}

In Mode 2, 11 bits are transmitted through the TxD0 (P2.7) pin or received through the RxD0 (P2.6) pin. Each data frame features the following four components:
- \(\quad\) Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- \(\quad\) Stop bit (1)

The 9th data bit to be transmitted can be assigned a value of 0 or 1 by writing the TB8 bit, UART0CONH.3. When receiving, the 9th data bit that is received is written to the RB8 bit, UART0CONH.2, while the stopbit is ignored. The baud rate for mode 2 is \(f_{\mathrm{U}} / 16\) clock frequency.

\subsection*{20.10.1. Mode 2 Transmit Procedure}

Observe the following procedure to write transmission data via UART0 in Mode 2.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 2 (9-bit UART) by setting UART0CONH bits 7 and 6 to 10 b . Additionally, select the 9 th data bit to be transmitted by writing TB8 to 0 or 1 .
4. Write the transmission data to the UDATA0 Shift Register (FOh, Set1, Bank0) to start the transmit operation.

\subsection*{20.10.2. Mode 2 Receive Procedure}

Observe the following procedure to read receive data via UART0 in Mode 2.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 2 and set the receive enable bit (RE) in the UART0CONH Register to 1.
4. The receive operation starts when the signal at the RxD0 ( P 2.6 ) pin goes Low.

Figure 104 shows the timing of the Serial Port Mode 2 operation.


Figure 104. UARTO Serial Port Mode 2 Timing

\subsection*{20.11. Serial Port Mode 3 Function Description}

In Mode 3, 11 bits are transmitted through the \(\operatorname{TxD} 0\) ( P 2.7 ) pin or received through the RxD0 (P2.6) pin. Mode 3 is identcal to Mode 2 except for the baud rate, which \(\dot{\mathrm{s}}\) variable. Each data frame features the following four components:
- \(\quad\) Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- Stop bit (1)

\subsection*{20.11.1. Mode 3 Transmit Procedure}

Observe the following procedure to write transmission data via UART0 in Mode 3.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 3 operation (9-bit UART) by setting UART0CONH bits 7 and 6 to 11 b . Additionally, select the 9th data bit to be transmitted by writing UART0CONH. 3 (TB8) to 0 or 1.
4. Write transmission data to the UDATA0 Shift Register (FOh, Set1, Bank0), to start the transmit operation.

\subsection*{20.11.2. Mode 3 Receive Procedure}

Observe the following procedure to read receive data via UART0 in Mode 3.
1. Select the UART0 clock, UART0CONL. 3 and .2.
2. Select the UART0 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 3 and set the Receive Enable (RE) bit in the UART0CONH Register to 1.
4. The receive operation will be started when the signal at the RxD0 (P2.6) pin goes Low.

Figure 105 shows the timing of the Serial Port Mode 3 operation.


Figure 105. UARTO Serial Port Mode 3 Timing

305

\subsection*{20.12. Serial Communication for Multiprocessor Configurations}

\begin{abstract}
The S3F8 Series multiprocessor communication features lets a master S3F8S5A MCU send a multiple-frame serial message to a slave device in a multi-S3F8S5A configuration without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART modes 2 or 3 . In these two modes, 9 data bits are received. The 9th bit value is written to RB8 (UART0CONH.2). The data receive operation is concluded with a stop bit. This function can be programmed such that when the stop bit is received, the serial interrupt will be generated only if RB8 \(=1\).
To enable this feature, set the MCE bit in the UART0CONH Register. When the MCE bit is 1 , serial data frames that are received with the 9 th bit \(=0\) do not generate an interrupt. In this case, the 9 th bit simply separates the address from the serial data.
\end{abstract}

\subsection*{20.12.1. Sample Protocol for Master/Slave Interaction}

When the master device transmits a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte; inan address byte, the 9 th bit is 1 , and in a data byte, it is 0 .

The address byte interrupts all slaves so that each slave can examine the received byte and determine if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes.

The MCE bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in Mode 0 , it can be used in Mode 1 to check the validity of the stop bit. For Mode 1 reception, if MCE is 1 , the receive interrupt will be issue unless a valid stop bit is received.

\subsection*{20.12.2. Setup Procedure for Multiprocessor Communications}

Observe the following steps to configure multiprocessor communications.
1. Set all S3F8S5A devices (masters and slaves) to UART0 Mode 2 or 3 .
2. Write the MCE bit of all the slave devices to 1 .
3. The master device's transmission protocol is:
- First byte: the address identifying the target slave device (9th bit \(=1\) )
- Next bytes: data (9th bit = 0)
4. When the target slave receives the first byte, all of the slaves are interrupted because the 9 th data bit is 1 . The targeted slave compares the address byte to its own address and then clears its MCE bit to receive incoming data. The other slaves continue operating normally.

Figure 106 shows an example of multiprocessor serial data communications.


Figure 106. UARTO Multiprocessor Serial Data Communications Example

\section*{Chapter 21. UART1}

The UART1 block features a full-duplex serial port with the following four programmable operating modes - one synchronous mode and three Universal Asynchronous Receiver/ Transmitter (UART) modes:
- Serial I/O with baud rate of \(\mathrm{f}_{\mathrm{U}} /(16 \mathrm{x}(\) BRDATA1 +1\())\)
- 8-bit UART Mode; variable baud rate
- 9-bit UART Mode; \(\mathrm{f}_{\mathrm{U}} / 16\)
- 9-bit UART Mode, variable baud rate

The UART1 receive and transmit buffers are both accessed via the UDATA1 Data Register, and are located in Set1, Bank0 at address F4h. Writing to the UART1 Data Register loads the transmit buffer, reading the UART1 Data Register accesses a physically separate receive buffer.

When accessing a receive data buffer (i.e., the shift register), reception of the next byte can begin before the previously received byte has been read from the receive register. However, if the first byte has not been read by the time the next byte has been completely received, one of the bytes will be lost.
In all operating modes, transmission is started when any instruction (usually a write operation) uses the UDATA1 Register as its destination address. In Mode 0, serial data reception starts when the receive interrupt pending bit (UART1CONH.0) is 0 and the receive enable bit (UART1CONH.4) is 1 . In modes 1,2 , and 3, reception starts whenever an incoming start bit (0) is received and the receive enable bit (UART1CONH.4) is set to 1 .

\subsection*{21.1. Programming Procedure}

To program the UART1 modules, observe the following basic steps.
1. Configure P3.6 and P3.7 to alternative function (RxD1 (P3.6), TxD1 (P3.7)) for the UART1 module by setting the P3CONH Register to an appropriate value.
2. Load an 8 -bit value to the UART1CONH/UART1CONL control registers to properly configure the UART1 I/O module.
3. For interrupt generation, set the UART1 I/O interrupt enable bit (UART1CONH. 1 or UART1CONL.1) to 1.
4. When transmitting data to the UART1 buffer, write the data to UDATA1; the shift operation starts.
5. When the shift operation (receive/transmit) is completed, the UART1 pending bit (UART1CONH. 0 or UART1CONL.0) is set to 1 and an UART1 interrupt request is generated.

\subsection*{21.2. UART1 High-Byte Control Register}

The control register for UART1 is called UART1CONH, and is shown in Table 86. The UART1CONH Register is located in Set1, Bank0 at address F2h, and provides the following control functions:
- Operating mode and baud rate selection
- Multiprocessor communication and interrupt control
- Serial receive enable/disable control
- 9th data bit location for transmit and receive operations (modes 2 and 3 only)
- UART1 receive interrupt control

A reset clears the UART1CONH value to 00 h . Therefore, to use the UART1 module, write the appropriate value to UART1CONH.

Table 86. UART1 Control High Byte Register (UART1CONH; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline \[
\begin{aligned}
& \hline[7: 6] \\
& \text { MS1:MS0 }
\end{aligned}
\] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Mode Selection Bits \({ }^{1}\) \\
00: Mode 0: Shift Register ( \(\mathrm{f}_{\mathrm{U}} /(16 \times(\) BRDATA1 +1\())\) ). \\
01: Mode 1: 8-bit UART ( \(f_{U} /(16 \times(\) BRDATA1 + 1) )). \\
10: Mode 2: 9-bit UART ( \(\mathrm{f}_{\mathrm{U}} / 16\) ). \\
11: Mode 3: 9-bit UART (fu/(16 x (BRDATA1 + 1))).
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Multiprocessor Communication Enable Bit (modes 2 and 3 only) \({ }^{2}\) \\
0: Disable. \\
1: Enable.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Serial Data Receive Enable Bit \\
0 : Disable. \\
1: Enable.
\end{tabular}} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Bit & Description (Continued) \\
\hline \multirow[t]{2}{*}{[3]} & TB8 (only when UART1CONL. \(7=0)^{\mathbf{3}}\) \\
\hline & Location of the 9th data bit to be transmitted in UART1 Mode 2 or 3 (i.e., 0 or 1). \\
\hline \multirow[t]{2}{*}{[2]} & RB8 (only when UART1CONL. \(7=0{ }^{\mathbf{3}}\) \\
\hline & Location of the 9th data bit to be received in UART1 Mode 2 or 3 (i.e., 0 or 1). \\
\hline \multirow[t]{3}{*}{[1]} & UART1 Receive Interrupt Enable Bit \\
\hline & 0: Disable Rx interrupt. \\
\hline & 1: Enable Rx interrupt. \\
\hline \multirow[t]{3}{*}{[0]} & UART1 Receive Interrupt Pending Bit \\
\hline & 0: No interrupt pending (when read); clear pending bit (when write). \\
\hline & 1: Interrupt is pending (when read). \\
\hline \multicolumn{2}{|l|}{Notes:} \\
\hline \multicolumn{2}{|l|}{1. The descriptions for the 8-bit and 9-bit UART modes do not include start and stop bits for the serial data receive and transmit operations.} \\
\hline & and 3 , if the MCE bit is set to 1 , then the receive interrupt will not be activated if the received 9th data ode 1 , if MCE = 1 , then the receive interrupt will not be activated if a valid stop bit was not received. he MCE bit should be 0 . \\
\hline & NL. \(7=1\), this bit is a don't care. \\
\hline
\end{tabular}

\subsection*{21.3. UART1 Low-Byte Control Register}

The control register for the UART1 is called UART1CONL, shown in Table 87. The UART1CONL Register is located in Set1, Bank0 at address F3h, and provides the following control functions:
- UART1 transmit and receive parity-bit selection
- UART1 clock selection
- UART1 transmit interrupt control

A reset clears the UART1CONL value to 00 h . Therefore, to use the UART1 module, write the appropriate value to UART1CONL.

Table 87. UART1 Control Low Byte Register (UART1CONL; Set1,
Banko)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & \multicolumn{8}{|c|}{R/W} \\
\hline Address & \multicolumn{8}{|c|}{F3h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Transmit Parity Autogeneration Enable Bit (modes 2 and 3 only) \({ }^{\mathbf{1}}\) \\
0 : Disable parity bit autogeneration. \\
1: Enable parity bit autogeneration.
\end{tabular}} \\
\hline [6] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Transmit Parity Selection Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : Even parity bit. \\
1: Odd parity bit.
\end{tabular}} \\
\hline [5] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Receive Parity Selection Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : Even parity bit check. \\
1: Odd parity bit check.
\end{tabular}} \\
\hline [4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Receive Parity Error Status Bit (modes 2 and 3 only) \({ }^{1,2}\) \\
0 : No parity bit error. \\
1: Parity bit error.
\end{tabular}} \\
\hline [3:2] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Clock Selection Bits \\
\(00: f_{x x} / 8\). \\
01: \(f_{x x} / 4\). \\
10: \(\mathrm{f}_{\mathrm{xx}} / 2\). \\
11: \(\mathrm{fxx}_{\mathrm{x}} / 1\).
\end{tabular}} \\
\hline [1] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Transmit Interrupt Enable Bit \\
0: Disable Tx interrupt. \\
1: Enable Tx interrupt.
\end{tabular}} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
UART1 Transmit Interrupt Pending Bit \\
0 : No interrupt pending (when read); clear pending bit (when write). \\
1 : Interrupt is pending (when read).
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Notes: \\
1. UART1CONL.bits in the range . \(7-.4\) are for modes 2 and 3 only. \\
2. If UART1CONL. \(7=0\), this bit is a don't care.
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{21.4. UART1 Interrupt Pending Bits}

In Mode 0 , the receive interrupt pending bit, UART0CONH. 0 , is set to 1 when the 8th receive data bit has been shifted. In Mode 1, the UART0CONH. 0 bit is set to 1 at the halfway point of the stopbit's shift time. In modes 2 or 3, the UART0CONH. 0 bit is set to 1 at
the halfway point of the RB8 bit's shift time. When the CPU has acknowledged the receive interrupt pending condition, the UART0CONH. 0 bit must then be cleared by software in the interrupt service routine.
In Mode 0 , the transmit interrupt pending bit, UART1CONL. 0 , is set to 1 when the 8th transmit data bit has been shifted. In modes 1,2 , or 3 , the UART1CONL. 0 bit is set at the start of the stop bit. When the CPU has acknowledged the transmit interrupt pending condition, the UART1CONL. 0 bit must then be cleared by software in the interrupt service routine.

\subsection*{21.5. UART1 Data Register}

The UART1 Data (UDATA1) Register is shown in Table 88.
Table 88. UART1 Data Register (UDATA1; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write .} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:0] & \multicolumn{8}{|l|}{UART1 Data Register Configuration Bits Transmit or Receive data.} \\
\hline
\end{tabular}

\subsection*{21.6. UART1 Baud Rate Data Register}

The value stored in the UART1 Baud Rate Data (BRDATA1) Register, shown in Table 89, lets you determine the UART1 clock (baud) rate.

Table 89. UART1 Baud Rate Data Register (BRDATA1; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: \(\mathrm{R}=\) read only; \(\mathrm{R} / \mathrm{W}=\) read/write.} \\
\hline
\end{tabular}

312
\begin{tabular}{ll}
\hline Bit & Description \\
\hline\([7: 0]\) & \begin{tabular}{l} 
UART1 Baud Rate Data Register Configuration Bits \\
Transmit or Receive data.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{21.7. UART1 Baud Rate Calculations}

Baud rate calculations for UART1 modes 0 to 3 are described below.

\subsection*{21.7.1. Mode 0 Baud Rate Calculation}

In Mode 0 , the baud rate is determined by the UART1 Baud Rate Data (BRDATA1) Register, which is located at Set1, Bank0 at address F5h. The calculation for this baud rate is:

Mode 0 baud rate \(=\mathrm{f}_{\mathrm{U}} /(16 \times(\) BRDATA1 +1\())\)

\subsection*{21.7.2. Mode 2 Baud Rate Calculation}

The baud rate in Mode 2 is fixed at the \(f_{U}\) clock frequency divided by 16 , as follows:
Mode 2 baud rate \(=f_{U} / 16\)

\subsection*{21.7.3. Modes 1 and 3 Baud Rate Calculation}

In modes 1 and 3, the baud rate is determined by the UART1 Baud Rate Data
(BRDATA1) Register, which is located at Set1, Bank0 ataddress F5h. The calculation for this baud rate is:

Mode 1 and 3 baud rate \(=f_{U} /(16 \times(\) BRDATA1 +1\())\)
Table 90 presents a matrix of commonly used baud rates generated by BRDATA1.

Table 90. Commonly Used Baud Rates Generated by BRDATA1
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mode} & \multirow[b]{2}{*}{Baud Rate} & \multirow[b]{2}{*}{UART Clock ( \(\mathrm{f}_{\mathrm{U}}\) )} & \multicolumn{2}{|c|}{BRDATA1} \\
\hline & & & Decimal & Hexadecimal \\
\hline Mode 2 & 0.5 MHz & 8 MHz & X & X \\
\hline \multirow{13}{*}{\begin{tabular}{l}
Mode 0 \\
Mode 1 \\
Mode 3
\end{tabular}} & 230,400Hz & 11.0592 MHz & 02 & 02h \\
\hline & \(115,200 \mathrm{~Hz}\) & 11.0592 MHz & 05 & 05h \\
\hline & \(57,600 \mathrm{~Hz}\) & 11.0592 MHz & 11 & OBh \\
\hline & \(38,400 \mathrm{~Hz}\) & 11.0592 MHz & 17 & 11h \\
\hline & 19,200Hz & 11.0592 MHz & 35 & 23h \\
\hline & 9,600Hz & 11.0592 MHz & 71 & 47h \\
\hline & \(4,800 \mathrm{~Hz}\) & 11.0592 MHz & 143 & 8Fh \\
\hline & 62,500Hz & 10 MHz & 09 & 09h \\
\hline & 9,615Hz & 10 MHz & 64 & 40h \\
\hline & \(38,461 \mathrm{~Hz}\) & 8 MHz & 12 & 0Ch \\
\hline & \(12,500 \mathrm{~Hz}\) & 8 MHz & 39 & 27h \\
\hline & 19,230 Hz & 4 MHz & 12 & 0Ch \\
\hline & 9,615Hz & 4 MHz & 25 & 19h \\
\hline
\end{tabular}

Figure 107 presents a block diagram of the UART1 function.


Figure 107. UART1 Functional Block Diagram

\subsection*{21.8. UART1 Mode 0 Function Description}

In Mode 0, UART1 is input and output through the RxD1 (P3.6) pin, and TxD1 (P3.7) pin outputs the shift clock. Data is transmitted or received in 8-bit units only. The LSB of the 8 -bit value is transmitted (or received) first.

\subsection*{21.8.1. Mode 0 Transmit Procedure}

Observe the following procedure to write transmission data via UART1 in Mode 0.
1. Select the UART1 clock, UART1CONL. 3 and .2.
2. Clear the UART1 transmit parity-bit autogeneration enable bit, UART1CONL.7.
3. Select Mode 0 by setting UART1CONH. 7 and .6 to 00b.
4. Write the transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0) to start the transmission operation.

\subsection*{21.8.2. Mode 0 Receive Procedure}

Observe the following procedure to read receive data via UART1 in Mode 0.
1. Select the UART1 clock, UART1CONL. 3 and .2.
2. Clear the UART1 transmit parity-bit autogeneration enable bit, UART1CONL.7.
3. Select Mode 0 by setting UART1CONH. 7 and .6 to 00 b .
4. Clear the receive interrupt pending bit, UART1CONH. 0 , by writing a 0 to UART1CONH.0.
5. Set the UART1 receive enable bit, UART1CONH.4, to 1.
6. The shift clock will now be output to the TxD1 (P3.7) pin and will read the data at the RxD1 (P3.6) pin. A UART1 receive interrupt occurs when UART1CONH. 1 is set to 1.

Figure 108 shows the timing of the UART1 Serial Port Mode 0 operation.


Figure 108. UART1 Serial Port Mode 0 Timing

\subsection*{21.9. Serial Port Mode 1 Function Description}

In Mode 1, 10-bits are transmitted through the TxD1 (P3.7) pin or received through the RxD1 (P3.6) pin. Each data frame features the following three components:
- \(\quad\) Start bit (0)
- 8 data bits (LSB first)
- \(\quad\) Stop bit (1)

The baud rate for Mode 1 is variable.

\subsection*{21.9.1. Mode 1 Transmit Procedure}

Observe the following procedure to write transmission data via UART1 in Mode 1.
1. Select the UART1 clock, UART1CONL. 3 and .2.
2. Clear the UART1 transmit parity-bit autogeneration enable bit (UART1CONL.7).
3. Select the baud rate to be generated by BRDATA1.
4. Select Mode 1 (8-bit UART) by setting UART1CONH bits 7 and 6 to 01 b .
5. Write transmission data to the UDATA1 Shift Register (F 4h, Set1, Bank0). The start and stop bits are generated automatically by hardware.

\subsection*{21.9.2. Mode 1 Receive Procedure}

Observe the following procedure to read receive data via UART1 in Mode 1.
1. Select the UART1 clock, UART1CONL. 3 and .2.
2. Clear the UART1 transmit parity-bit autogeneration enable bit (UART1CONL.7).
3. Select the baud rate to be generated by BRDATA1.
4. Select Mode 1 and set the Receive Enable (RE) bit in the UART1CONH Register to 1.
5. The start bit low (0) condition at the RxD1 (P3.6) pin will cause the UART1 module to start the serial data receive operation.

Figure 109 shows the timing of the UART1 Serial Port Mode 1operation.


Figure 109. UART1 Serial Port Mode 1Timing

\subsection*{21.10. Serial Port Mode 2 Function Description}

In Mode 2, 11 bits are transmitted through the TxD1 (P3.7) pin. Each data frame features the following three components:
- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- \(\quad\) Stop bit (1)

The 9th data bit to be transmitted can be assigned a value of 0 or 1 by writing the TB8 bit, UART1CONH.3. When receiving, the 9th data bit that is received is written to the RB8 bit, UART1CONH.2, while the stopbit is ignored. The baud rate for mode 2 is \(f_{\mathrm{U}} / 16\) clock frequency.

\subsection*{21.10.1. Mode 2 Transmit Procedure}

Observe the following procedure to write transmission data via UART1 in Mode 2.
1. Select the UART1 clock, UART0CONL. 3 and .2.
2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 2 (9-bit UART) by setting UART1CONH bits 7 and 6 to 10 b . Additionally, select the 9 th data bit to be transmitted by writing TB8 to 0 or 1 .
4. Write the transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0) to start the transmit operation.

\subsection*{21.10.2. Mode 2 Receive Procedure}

Observe the following procedure to read receive data via UART1 in Mode 2.
1. Select the UART1 clock, UART0CONL. 3 and .2.
2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART0CONL.7).
3. Select Mode 2 and set the receive enable bit (RE) in the UART1CONH Register to 1.
4. The receive operation starts when the signal at the RxD1 (P1.2) pin goes Low.

Figure 104 shows the timing of the Serial Port Mode 2 operation.


Figure 110. UART1 Serial Port Mode 2 Timing

\subsection*{21.11. Serial Port Mode 3 Function Description}

In Mode 3, 11 bits are transmitted through the TxD1 (P3.7) pin or received through the RxD0 (P3.6) pin. Mode 3 is identcal to Mode 2 except for the baud rate, which \(\dot{s}\) variable. Each data frame features the following four components:
- Start bit (0)
- 8 data bits (LSB first)
- Programmable 9th data bit
- \(\quad\) Stop bit (1)

\subsection*{21.11.1. Mode 3 Transmit Procedure}

Observe the following procedure to write transmission data via UART1 in Mode 3.
1. Select the UART1 clock, UART1CONL. 3 and .2.
2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART1CONL.7).
3. Select Mode 3 operation (9-bit UART) by setting UART1CONH bits 7 and 6 to 11 b . Additionally, select the 9th data bit to be transmitted by writing UART1CONH. 3 (TB8) to 0 or 1.
4. Write transmission data to the UDATA1 Shift Register (F4h, Set1, Bank0), to start the transmit operation.

\subsection*{21.11.2. Mode 3 Receive Procedure}

Observe the following procedure to read receive data via UART1 in Mode 3.
1. Select the UART1 clock, UART1CONL. 3 and .2 .
2. Select the UART1 transmit parity-bit autogeneration enable or disable (UART1CONL.7).
3. Select Mode 3 and set the Receive Enable (RE) bit in the UART1CONH Register to 1.
4. The receive operation will be started when the signal at the RxD1 (P1.2) pin goes Low.

Figure 111 shows the timing of the Serial Port Mode 3 operation.


RIP
Figure 111. UART1 Serial Port Mode 3 Timing

\subsection*{21.12. Serial Communication for Multiprocessor Configurations}

The S3F8 Series multiprocessor communication features lets a master S3F8S5A MCU send a multiple-frame serial message to a slave device in a multi-S3F8S5A configuration without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART modes 2 or 3. In these two modes, 9 data bits are received. The 9th bit value is written to RB8 (UART1CONH.2). The data receive operation is concluded with a stop bit. This function can be programmed such that when the stop bit is received, the serial interrupt will be generated only if RB8 \(=1\).

To enable this feature, set the MCE bit in the UART1CONH Register. When the MCE bit is 1 , serial data frames that are received with the 9 th bit \(=0\) do not generate an interrupt. In this case, the 9 th bit simply separates the address from the serial data.

\subsection*{21.12.1. Sample Protocol for Master/Slave Interaction}

When the master device device transmits a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte; in an address byte, the 9th bit is 1 , and in a data byte, it is 0 .
The address byte interrupts all slaves so that each slave can examine the received byte and determine if it is being addressed. The addressed slave then clears its MCE bit and prepares to receive incoming data bytes.
The MCE bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

While the MCE bit setting has no effect in Mode 0 , it can be used in Mode 1 to check the validity of the stop bit. For Mode 1 reception, if MCE is 1, the receive interrupt will be issue unless a valid stop bit is received.

\subsection*{21.12.2. Setup Procedure for Multiprocessor Communications}

Observe the following steps to configure multiprocessor communications.
1. Set all S3F8S5A devices (masters and slaves) to UART1 Mode 2 or 3.
2. Write the MCE bit of all the slave devices to 1 .
3. The master device's transmission protocol is:
- First byte: the address identifying the target slave device (9th bit \(=1\) )
- Next bytes: data ( 9 th bit \(=0\) )
4. When the target slave receives the first byte, all of the slaves are interrupted because the 9 th data bit is 1 . The targeted slave compares the address byte to its own address and then clears its MCE bit to receive incoming data. The other slaves continue operating normally.

Figure 112 shows an example of multiprocessor serial data communications.

Full-Duplex Multi-S3F8S5A Interconnect


Figure 112. UART1 Multiprocessor Serial Data Communications Example

\section*{Chapter 22. Pattern Generation Module}

Up to 8 bits can be output through P3.0-P3.7 by tracing the sequence shown in Figure 113. First, PGDATA must be changed into a desired output.


Figure 113. Pattern Generation Flow

Next, the PGCON Register, shown in Table 91, must be set to enable the pattern generation module and select the triggering signal. At this point, the PGDATA bits are in the range P3.0-P3.7 whenever the selected triggering signal occurs.

Table 91. Pattern Generation Module Control Register (PGCON; Set1,

\section*{Bank1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & - & - & - & - & 0 & 0 & 0 & 0 \\
\hline R/W & - & - & - & - & R/W & R/W & R/W & R/W \\
\hline Address & & & & & & & & \\
\hline Mode & & & & A & M Mod & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{Reserved} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Software Trigger Start Bit \\
0 : No effect. \\
1: Software trigger start (auto clear).
\end{tabular}} \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([2]\) & \begin{tabular}{l} 
Pattern Generation Operation Disable/Enable Selection Bit \\
0: Pattern generation disable. \\
1: Pattern generation enable.
\end{tabular} \\
\hline [1:0] & \begin{tabular}{l} 
Detection Voltage Selection Bits \\
00: Timer A match signal triggering. \\
01: Timer B overflow signal triggering. \\
10: Timer D0 match signal triggering. \\
11: Software triggering.
\end{tabular} \\
& \\
\hline
\end{tabular}

Figure 114 presents a diagram of the pattern generation circuit.


Figure 114. Pattern Generation Circuit Diagram

The following routine presents an example of pattern generation.
```

    ORG 0000h
    ORG 0100h
    INITIAL:
SB0

```
```

SYM, \#OOh ; Disable Global/Fast interrupt }->\mathrm{ SYM
IMR, \#O1h ; Enable IRQO interrupt
SPH, \#Oh ; High byte of stack pointer }->\mathrm{ SPH
SPL, \#OFFh ; Low byte of stack pointer }->\mathrm{ SPL
BTCON, \#10100011b ; Disable Watchdog
CLKCON, \#00011000b; Non-divided (fxx)
P2CONH,\#10101010b ; Enable PG output
P2CONL,\#10101010b ; Enable PG output SBO
PGDATA, \#10101010b; PG data setting
PGCON, \#00000100b ; Triggering by Timer A match then
; pattern data are output
SB0
NOP
NOP
JR T,MAIN
.END

```

\section*{Chapter 23. 10-Bit Pulse Width Modulation}

The S3F8S5A microcontroller features a 10 -bit PWM circuit. The operation of all PWM circuits is controlled by a single control register, PWMCON.

The PWM counter is a 10 -bit incrementing counter used by the 10 -bit PWM circuits. To start the counter and enable these PWM circuits, set PWMCON. 2 to 1 . If the counter is stopped, it retains its current count value; when restarted, it resumes counting from the retained count value. When clearing the counter is required, set PWMCON. 3 to 1.

Select a clock for the PWM counter by setting PWMCON.6-.7. Selectable clocks are \(\mathrm{f}_{\mathrm{XX}} /\) \(64, \mathrm{f}_{\mathrm{XX}} / 8, \mathrm{f}_{\mathrm{XX}} / 2\), and \(\mathrm{f}_{\mathrm{XX}} / 1\).

The 10 -bit PWM circuits offer the following components:
- 8-bit comparator and extension cycle circuit
- 8-bit reference data register (PWMDATAH .7-.0)
- 2-bit extension data register (PWMDATAL .1-.0)
- PWM output pins (P2.1/PWM)

\subsection*{23.1. PWM Counter}

To determine the PWM module's base operating frequency, the upper 8 bits of the counter are compared to the PWM data (PWMDATAH .7-.0). To achieve higher resolutions, the lower 2 bits of the PWMDATAL counter can be used to modulate thestretch cycle; i.e., to control the stretching of the PWM output duty cycle.

\subsection*{23.2. PWM Data and Extension Registers}

The PWM (duty) data registers, which are located in Set1, Bank1 at addresses FBh-FDh, determine the output value generated by each 10-bit PWM circuit.
To program the required PWM output, load the appropriate initialization values into the 8bit reference data register (PWMDATAH .7-.0) and the 2-bit extension data register (PWMDATAL .1-.0). To start the PWM counter, or to resume counting, set PWMCON. 2 to 1 .

A reset operation disables all PWM output. The current counter value is retained when the counter stops. When the counter starts, counting resumes at the retained value.

\subsection*{23.3. PWM Clock Rate}

The timing characteristics of the PWM output are based on thef OSC clock frequency. The PWM counter clock value is determined by the setting of PWMCON.6-.7; see Table 92.

Table 92. PWM Control and Data Registers
\begin{tabular}{llll}
\hline Register Name & Mnemonic & Address & Function \\
\hline PWM data registers & PWMDATAH .7-.0 & FCh, Set1, Bank1 & 8-bit PWM basic cycle frame value. \\
\cline { 2 - 4 } & PWMDATAL .1-.0 & FDh, Set1, Bank1 & 2-bit extension ("stretch") value. \\
\hline PWM control registers & PWMCON & FBh, Set1, Bank1 & \begin{tabular}{l} 
PWM counter stop/start (resume), \\
\end{tabular} \\
& & & and PWM counter clock settings. \\
\hline
\end{tabular}

\subsection*{23.4. PWM Function Description}

The PWM output signal toggles to a low level whenever the 8 -bit counter matches the PWMDATAH Reference Data Register. If the value in this register is not zero, an overflow of the 8 counter bits causes the PWM output to toggle to a high level. In effect, the reference value written to the reference data register determines the module's base duty cycle.
The value in the lower 2 bits of the PWMDATAL counter is compared with the extension settings in the 2-bit Extension Data Register, PWMDATAL .1-.0. These lower 2 bits of the counter value, together with extension logic and the PWM module's Extension Data Register, is then used to stretch the duty cycle of the PWM output. This stretch value is one extra clock period at specific intervals, or cycles; see Table 93.

Table 93. PWM Output Stretch Values for the Extension Data Register (PWMDATAL
\begin{tabular}{cc}
\hline \begin{tabular}{c} 
PWMDATAL Bit \\
(bit[1]-bit[0])
\end{tabular} & \begin{tabular}{c} 
"Stretched" Cycle \\
Number
\end{tabular} \\
\hline 00 & - \\
\hline 01 & 2 \\
\hline 10 & 1,3 \\
\hline 11 & \(1,2,3\) \\
\hline
\end{tabular}

If, for example, the value in the PWMDATAH Extension Register is 00 b and the value in the PWMDATAL Register is 01 b , the 2 nd cycle will be one pulse longer than the other 3 cycles. If the base duty cycle is \(50 \%\), the duty of the 2 nd cycle will therefore be stretched to approximately \(51 \%\) of duty. Furthermore, if you write 10 b to the Extension Data Register, all oddnumbered pulses will be one cycle longer. If you write 11h to the Extension Data Register, all pulses will be stretched by one cycle, with the exception of the 4th pulse.PWM output goes to
an output buffer and then to the corresponding PWM output pin. In effect, high output resolution can be obtained at high frequencies. See Figures 115 and 116.


Figure 115. 10-Bit PWM Basic Waveform


Figure 116. 10-Bit Extended PWM Waveform

\subsection*{23.5. PWM Control Register}

The control register for the PWM module, PWMCON, shown in Table 94, is located at register address FBh. PWMCON is used for the10-bit PWM modules. Bit settings in the PWMCON Register control the following functions:
- PWM counter clock selection
- PWM data reload interval selection
- PWM counter clear
- PWM counter stop/start (or resume) operation
- PWM counter overflow (10-bit counter overflow) interrupt control

A reset clears all PWMCON bits to logic zero, thereby disabling the entire PWM module.
Table 94. PWM Control Register (PWMCON; Set1, Bank1)

\begin{tabular}{ll}
\hline Bit & Description (Continued) \\
\hline\([1]\) & \begin{tabular}{l} 
PWM OVF Interrupt Enable Bit \\
0: Disable interrupt. \\
1: Enable interrupt.
\end{tabular} \\
\hline\(\left[\begin{array}{ll}\text { PWM OVF Interrupt Pending Bit } \\
& \begin{array}{l}\text { 0: No interrupt is pending when read; clear pending condition when write. } \\
\text { 1: An interrupt is pending. }\end{array} \\
\hline\end{array}\right.\) \\
\hline
\end{tabular}

Figure 117 presents a block diagram of the PWM function.


Figure 117. PWM Functional Block Diagram

The following routine presents an example for programming the PWM module to sample specifications.
```

;--------------<< Interrupt Vector Address >>
ORG 0000h
VECTOR ODAh,INT_PWM
;--------------<< Initialize System and Peripherals >>
ORG 0100h
RESET: DI ; disable interrupt
LD BTCON,\#10100011b ; Watchdog disable
\bullet
LD P2CONL,\#00000100b ; Configure P2.1 PWM output
LD PWMCON, \#00000110b ; fOSC/64, counter/interrupt enable
LD PWMDATAH, \# 80h
LD PWMDATAL,\#O
\bullet
-
EI ; Enable interrupt
;--------------<< Main loop >>
Main:
\bullet
\bullet
JR t,MAIN
;--------------<< Interrupt Service Routines >>
INT_PWM: ; PWM interrupt service routine
\bullet
•
AND PWMCON,\#11111110b ; pending bit clear IRET
\bullet
\bullet
END

```

\section*{Chapter 24. Embedded Flash Memory Interface}

The S3F8S5A MCU features internal on-chip Flash memory instead of masked ROM. This Flash memory is accessed by an LDC instruction. With sector erase and byte-programmable Flash, data can be programmed into a Flash memory space at any time. The S3F8S5A MCU's embedded 48KB of memory offers the following two operating features:
- User Program Mode
- Tool Program Mode - see the S3F8S5A Flash MCU chapter on page 363

\subsection*{24.1. User Program Mode}

User Program Mode supports sector erase, byte programming, byte read, and one protection mode, Hard Lock protection; read protection is available only in Tool Program Mode. To read-protect the chip, select a read protection option when you initially program your code in Tool Program Mode by using a programming tool.
The S3F8S5A MCU also features an internal pumping circuit; therefore, 12.5 V into a \(\mathrm{V}_{\mathrm{PP}}\) (test) pin is not required. To program Flash memory in this mode, several control registers are used. There are four functions: programming, reading, sector erase, and hard lock protection.

Note: 1. User Program Mode cannot be used when the CPU operates with the subsystem clock.
2. Be sure to execute the DI instruction before starting User Program Mode, which checks the Interrupt Request Register (IRQ). If an interrupt request is generated, User Program Mode is stopped.
3. User Program Mode is also stopped by an interrupt request that is masked even in the DI status. To prevent this situation, disable the interrupt by using the each peripheral interrupt enable bit.

\subsection*{24.2. Flash Memory Control Registers}

This section describes the use of the Flash Memory Control (FMCON), Flash Memory User Programming Enable, and Flash Memory Sector Address registers when operating in User Program Mode.

\subsection*{24.2.1. Flash Memory Control Register}

The Flash Memory Control (FMCON) Register, shown in Table 95, is available only in User Program Mode to select the operational mode of Flash memory, as well as the sector erase and byte programming functions, and to protect the Flash memory space with the Hard Lock function.

Table 95. Flash Memory Control Register (FMCON; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & - & - & 0 \\
\hline R/W & R/W & R/W & R/W & R/W & R & & - & R/W \\
\hline Address & \multicolumn{8}{|c|}{F9h} \\
\hline Mode & \multicolumn{8}{|c|}{Register Addressing Mode only} \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:4] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Flash Memory Mode Selection Bits 0001-0100: Reserved. \\
0101: Programming Mode. 0110: Hard Lock Mode. 0111-1001: Reserved. 1010: Sector Erase Mode. 1011-1111: Reserved.
\end{tabular}} \\
\hline [3] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Sector Erase Status Bit (Read Only) \\
0 : Sector erase success. \\
1: Sector erase failure.
\end{tabular}} \\
\hline [2:1] & \multicolumn{8}{|l|}{Reserved} \\
\hline [0] & \multicolumn{8}{|l|}{\begin{tabular}{l}
Flash Operation Start Bit \({ }^{*}\) \\
0 : Operation stop. \\
1: Operation start.
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{Note: *FMCON. 0 will be cleared automatically immediately after the corresponding operation has completed.} \\
\hline
\end{tabular}

Bit 0 of the FMCON Register, FMCON.0, is a start bit for both the Erase and Hard Lock operation modes. Therefore, operation of the Erase and Hard Lock modes is activated when setting FMCON. 0 to 1. Additionally, a waiting period for the Erase (sector erase) or Hard Lock modes to complete their operations must occur before performing a byte programming or byte read operation of the same sector area by with the LDC instruction. When reading or programming a byte data from or into Flash memory, this bit is not required to be manipulated.

The sector erase status bit is read only. Even if the IMR bits are 0 , the interrupt is serviced during the operation of a sector erase, when each peripheral interrupt enable bit is set to 1 ,
and when the interrupt pending bit is set to 1 . If an interrupt is requested during a sector erase operation, the operation of this sector erase is discontinued, and the interrupt is serviced by the CPU. Therefore, the sector erase status bit should be checked after executing a sector erase. The sector erase operation is successful if the bit is logic 0 , and is a failure if the bit is logic 1 .

Caution: When the A5h ID code is written to the FMUSR Register, it is possible that the sector erase, user program, and hard lock modes may be executed; therefore caution is necessary.

\subsection*{24.2.2. Flash Memory User Programming Enable Register}

The Flash Memory User Programming Enable (FMUSR) Register, shown in Table 96, manages the safe operation of Flash memory. This register will protect undesired erase or program operations from CPU malfunctions caused by electrical noise. After reset, User Program Mode is disabled because the value of FMUSR is 00000000 b as a result of the reset operation. If it is necessary to operate Flash memory, enable User Program Mode by setting the value of FMUSR to 10100101 b. Any value written to FMUSR other than 10100101b disables User Program Mode.

Table 96. Flash Memory User Programming Enable Register (FMUSR; Set1,


\subsection*{24.2.3. Flash Memory Sector Address Registers}

There are two sector address registers used to select a particular sector. The Flash Memory Address Sector High Byte (FMSECH) Register and the Flash Memory Sector Address

Low Byte (FMSECL) Register are combined to generate the most significant bits of the 16 -bit base address for the sector to be selected. FMSECH represents the bits 8 through 15 of the 16 -bit address, and FMSECL represents bit 7 of the 16 -bit base address. The S3F8S5A MCU provides 384 sectors, and each sector is 128 bytes, in effect meaning that the lower 7 bits of FMSECL have no effect; see the example in Figure 118.

FMSECH
FMSECL
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline .7 & .6 & .5 & .4 & .3 & .2 & .1 & .0 & .7 & .6 & .5 & .4 & .3 & .2 & .1 & .0 \\
\hline
\end{tabular}

16-Bit Address
\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline .15 & .14 & .13 & .12 & .11 & .10 & .9 & .8 & .7 & X & X & X & X & X & X & X \\
\hline
\end{tabular}

Figure 118. Flash Memory Sector Addressing

As shown in Tables 97 and 98, the Flash Memory Sector Address Register High Byte (FMSECH) Register indicates the high byte of the sector address, and the Flash Memory Sector Address Register Low Byte (FMSECL) Register indicates the low byte of the sector address.

Table 97. Flash Memory Sector Address Register High Byte Register (FMSECH; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & M & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7:0] & \multicolumn{8}{|l|}{Flash Memory Sector Address (High Byte)} \\
\hline
\end{tabular}

Note: The high-byte Flash memory sector address pointer value is the upper eight bits of the 16 -bit pointer address.

Table 98. Flash Memory Sector Address Register Low Byte Register (FMSECL; Set1, Bank0)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline Reset & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline R/W & & & & & & & & \\
\hline Address & & & & & & & & \\
\hline Mode & & & & Ad & 号 & & & \\
\hline \multicolumn{9}{|l|}{Note: R = read only; R/W = read/write.} \\
\hline Bit & \multicolumn{8}{|l|}{Description} \\
\hline [7] & \multicolumn{8}{|l|}{Flash Memory Sector Address (Low Byte) The 7th bit to select a sector of Flash ROM.} \\
\hline [6:0] & \multicolumn{8}{|l|}{Don't Care} \\
\hline \multicolumn{9}{|l|}{Note: The low-byte Flash memory sector address pointer value is the lower eight bits of the 16-bit pointer address.} \\
\hline
\end{tabular}

When programming Flash memory, write the data after loading the sector base address located in the target address into the FMSECH and FMSECL registers. If the next operation is also a data write operation, check to determine if the next address is located in the same sector. In the case of other sectors, you must load the sector address to the FMSECH and FMSECL registers according to the sector.

\subsection*{24.3. ISP \(^{\text {TM }}\) Onboard Programming Sector}

ISP \({ }^{\text {TM }}\) sectors located in the program memory space can store onboard program software (i.e., boot program code for upgrading application code by interfacing with an I/O port pin). These ISP \({ }^{\mathrm{TM}}\) sectors cannot be erased or programmed by an LDC instruction for the safety of onboard program software.
ISP sectors are available only when the ISP enable/disable bit is set to 0 , i.e., ISP is enabled using the Smart Option. If you prefer not to use the ISP sector method, this area can be used as normal program memory (i.e., it can be erased or programmed using the LDC instruction) by setting the ISP disable bit (1) with the Smart Option. Even if the ISP sector is selected, the ISP sector can be erased or programmed in Tool Program Mode using a serial programming tool.

The size of the ISP sector can be adjusted using Smart Option settings; see Figure 119. Additionally, refer to Table 100 on page 340 to choose an appropriate ISP sector size according to the size of the onboard program software.


Figure 119. Program Memory Address Space

\subsection*{24.4. ISP Reset Vector and ISP Sector Size}

If you use ISP sectors by setting the ISP enable/disable bit to 0 and the reset vector selection bit to 0 at the Smart Option (see Figure 15 on page 21), you can choose the reset vector address of the CPU as shown in Table 99 by setting the ISP reset vector address selection bits; also see the list of ISP sector sizes in Table 100.

Table 99. Reset Vector Address
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
Smart Option (003Eh) \\
ISP Reset Vector Address Selection Bit
\end{tabular}} & \multirow[t]{2}{*}{Reset Vector Address after POR} & \multirow[b]{2}{*}{Usable Area for ISP Sector} & \multirow[b]{2}{*}{ISP Sector Size} \\
\hline Bit 7 & Bit 6 & Bit 5 & & & \\
\hline 1 & x & x & 0100h & 0 & 0 \\
\hline 0 & 0 & 0 & 0200h & 100h-1FFh & 256 bytes \\
\hline 0 & 0 & 1 & 0300h & 100h-2FFh & 512 bytes \\
\hline 0 & 1 & 0 & 0400h & 100h-4FFh & 1024 bytes \\
\hline 0 & 1 & 1 & 0500h & 100h-8FFh & 2048 bytes \\
\hline
\end{tabular}

Note: The selection of the ISP reset vector address by Smart Option (003Eh.7-003Eh.5) is not dependent of the selection of ISP sector size by Smart Option (003Eh.2-003Eh.0).

Table 100. ISP Sector Size
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{Smart Option (003Eh) ISP Size Selection Bit} & \multirow[b]{2}{*}{Area of ISP Sector} & \multirow[b]{2}{*}{ISP Sector Size} \\
\hline Bit 2 & Bit 1 & Bit 0 & & \\
\hline 1 & x & x & 0 & 0 \\
\hline 0 & 0 & 0 & 100h-1FFh (256 bytes) & 256 bytes \\
\hline 0 & 0 & 1 & 100h-2FFh ( 512 bytes) & 512 bytes \\
\hline 0 & 1 & 0 & 100h-4FFh (1024 bytes) & 1024 bytes \\
\hline 0 & 1 & 1 & 100h-8FFh (2048 bytes) & 2048 bytes \\
\hline
\end{tabular}

Note: The area of the ISP sector selected by Smart Option bits (003Eh.2-003Eh.0) cannot be erased and programmed by the LDC instruction in User Program Mode.

\subsection*{24.5. Sector Erase Operations}

Flash memory can be partially erased by using the sector erase functions in User Program Mode only. Sectors are the only units of Flash memory that can be erased in User Program Mode.

Program memory on the S3F8S5A MCU is divided into 384 sectors for erase and program operations; every sector is 128 bytes. Each sector should be first be erased prior to programming a new data byte into Flash memory. A minimum of 10 ms delay time is required prior to an erase and after setting the sector address and triggering the erase start bit (FMCON.0). The sector erase function is not supported in Tool Program modes (i.e., when using an MDS mode too or programming tool).

Figure 120 portrays how sectors are mapped in User Program Mode.
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
Sector 383 \\
(128 byte)
\end{tabular} & \begin{tabular}{l}
BFFFh \\
BF80h
\end{tabular} \\
\hline  & 0780h \\
\hline \begin{tabular}{l}
Sector 14 \\
(128 byte)
\end{tabular} & 077Fh
0700h \\
\hline \begin{tabular}{l}
Sector 13 \\
(128 byte)
\end{tabular} & 0680h \\
\hline \begin{tabular}{l}
Sector 12 \\
(128 byte)
\end{tabular} & 0600h \\
\hline \begin{tabular}{l}
Sector 11 \\
(128 byte)
\end{tabular} & 0580h \\
\hline \begin{tabular}{l}
Sector 10 \\
(128 byte)
\end{tabular} & 0500h \\
\hline \[
\begin{gathered}
\text { Sector 0-9 } \\
(128 \text { byte } \times 10)
\end{gathered}
\] & 04FFh \\
\hline
\end{tabular}

Figure 120. Sector Configurations in User Program Mode

\subsection*{24.5.1. The Sector Erase Procedure in User Program Mode}

Observe the following procedure to perform a sector erase in User Program Mode.
1. If the sector erase procedure must be stopped by any interrupt, set the appropriate bit in the Interrupt Mask Enable Register (IMR) and the appropriate peripheral interrupt enable bit. Otherwise, clear all bits in the Interrupt Mask Enable Register (IMR) and all peripheral interrupt enable bits.
2. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
3. Set the Flash Memory Sector Address (FMSECH and FMSECL) registers.
4. Check the user's ID code (written by user).
5. Set the Flash Memory Control (FMCON) Register to 10100001 b .
6. Set the Flash Memory User Programming Enable (FMUSR) Register to 00000000 b.
7. Check the sector erase status bit to determine if the sector erase is successful.

The following routine presents an example of a successful sector erase.
```

    •
    -
    SB0
    reErase: LD FMUSR,Temp0 ; User Program mode enable
; Temp0 = \#0A5H
; TempO variable is must be setting
; another routine
LD FMSECH,\#10h
LD FMSECL,\#00h ; Set sector address (1000h-107Fh)
CP UserID_Code,\#User_value ; Check user's ID code (written by
; user)
; User_value is any value by user
JR NE,Not_ID_Code ; If not equal, jump to Not_ID_Code
LD FMCON,Temp1 ; Start sector erase
; Temp1 = \#0A1h
; Temp1 variable is must be setting
; another routine
NOP ; Dummy instruction - required
NOP ; Dummy instruction - required
LD FMUSR,\#0 ; User Program Mode disable
TM FMCON, \#00001000bb ; Check "sector erase status bit"
JR NZ,reErase ; Jump to reErase if fail
\bullet
\bullet
\bullet
\bullet
Not_ID_Code:
SB0
LD FMUSR,\#0 ; User Program Mode disable
LD FMCON,\#0 ; Sector Erase Mode disable

```

Note: In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to \(\operatorname{Temp(n)}\) variables should be defined by the user.

\subsection*{24.6. Program Operations}

After a sector erase, Flash memory is programmed in one-byte units. For the sake of programming safety, FMSECH and FMSECL must each be set to the Flash memory sector value.

\section*{Programming in User Program Mode}

Observe the following procedure to program Flash memory in User Program Mode.
1. Erase all target sectors before programming.
2. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
3. Set the Flash Memory Sector Address registers (FMSECH and FMSECL) to the sector base address of the destination address to write data.
4. Load the Flash memory upper address into the upper register of the working register pair.
5. Load the Flash memory lower address into the lower register of the working register pair.
6. Load transmission data into a working register.
7. Check the user's ID code (written by user).
8. Set the Flash Memory Control Register (FMCON) to 01010001b.
9. Load transmission data to a Flash memory location using the LDC instruction via Indirect Addressing Mode.
10. Set the Flash Memory User Programming Enable (FMUSR) Register to 00000000 b.

The following routine presents an example of a successful programming operation.
\(\bullet\)
SB0
LD FMUSR,Temp0 ; User Program Mode enable
; Temp0 \(=\) \#0A5H
; Temp0 variable is must be setting
; another routine
```

    LD FMSECH,#17h
    LD FMSECL,#80h ; Set sector address (1780h-17FFh)
    LD R2,#17h ; Set a ROM address in the same sector
    R,# ; Set a ROM add
    R3,#84h
    R4,#78h ; Temporary data
    UserID_Code,#User_value ; Check user's ID code (written
        ; by user)
        ; User_value is any value by user
        NE,Not_ID_Code ; If not equal, jump to Not_ID_Code
        FMCON,Temp1 ; Start program
        ; Temp1 = #51H
        ; Temp1 variable is must be setting
        ; another routine
    LDC @RR2,R4 ; Write the data to a address of same
        ; sector(1784h)
        ; Dummy instruction - required
        LD FMUSR,#0 ; User Program Mode disable
        \bullet
        \bullet
        \bullet
    Not_ID_Code:
SB0
LD FMUSR,\#0 ; User Program Mode disable
LD FMCON,\#O ; Programming Mode disable

```

Note: In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to Temp(n) variables should be defined by the user.

\subsection*{24.7. Read Operations}

The read operation is initiated by the LDC instruction. Observe the following procedure to program read operations in User Program Mode.
1. Load an upper Flash memory address into the upper register of the working register pair.
2. Load a lower Flash memory address into the lower register of the working register pair.
3. Load the receive data from the Flash memory space using the LDC instruction via Indirect Addressing Mode.

The following example shows how to perform read programming.
```

    •
    LD R2,#3h ; Load Flash memory upper address
    ; to upper of pair working register
    LD R3,#0 ; Load Flash memory lower address
    ; to lower pair working register
    LOOP: LDC RO,@RR2 ; Read data from Flash memory location
; (Between 300h and 3FFh)
INC R3
CP R3,\#0h
JP NZ,LOOP
\bullet
-
\bullet
\bullet

```

\subsection*{24.7.1. Hard Lock Protection}

The Hard Lock Protection function prevents changes to data in Flash memory. It can be set by writing 0110b to FMCON.7-.4. If this function is enabled, the user cannot write or erase the data within Flash memory. This protection can be released by executing a chip erase in Tool Program Mode.

Hard Lock Protection can be enabled by the application software when User Program Mode is enabled, or with a Serial Programmer while in Tool Program Mode. Refer to the documentation that accompanies the Serial Programmer you are using to enable Hard Lock Protection in Tool Program Mode.
To enable Hard Lock protection with application software, observe the following procedure.
1. Set the Flash Memory User Programming Enable (FMUSR) Register to 10100101b.
2. Check the user's ID code (written by user).
3. Set the Flash Memory Control (FMCON) Register to 01100001b.
4. Set the Flash Memory User Programming Enable (FMUSR) Register to 00000000 b.

The following example shows how to set Hard Lock protection.
```

    LD FMUSR,Temp0 ; User Program Mode enable
        ; Temp0 = #0A5h
        ; TempO variable is must be setting
        ; another routine
    CP UserID_Code,#User_value ; Check user's ID code (written
        ; by user)
    ; User_value is any value by user
    JR NE,Not_ID_Code ; If not equal, jump to Not_ID_Code
    LD FMCON,Temp1 ; Hard Lock Mode set & start
        ; Temp1 = #61H
        ; Temp1 variable is must be setting
        ; another routine
    NOP ; Dummy Instruction - required
    LD FMUSR,#0 ; User Program Mode disable
    \bullet
    -
    \bullet
    \bullet
    Not_ID_Code:
SB0
LD FMUSR,\#0 ; User Program Mode disable
LD FMCON,\#0 ; Hard Lock Protection Mode disable
\bullet
\bullet
\bullet
\bullet

```

Note: In the case of Flash User Mode, the Temp0 to Temp1 data values must set another routine. Temp0 to Temp(n) variables should be defined by the user.

\section*{Chapter 25. Electrical Characteristics}

In this chapter, the S3F8S5A MCU's electrical characteristics are presented in tables and charts. This information is arranged in the following order:
1. Absolute Maximum Ratings - see Table 101
2. DC Electrical Characteristics - see Table 102
3. AC Electrical Characteristics - see Table 103 on page 350
4. Input Timing for External Interrupts, Ports 0 and 2 - see Figure 121 on page 351
5. Input Timing for Reset (nRESET Pin) - see Figure 122 on page 351
6. Input/Output Capacitance - see Table 104 on page 351
7. Data Retention Supply Voltage - see Table 105 on page 351
8. Stop Mode Release Timing Initiated by nRESET - see Table 105 on page 351
9. Stop Mode Release Timing Initiated by Interrupts - see Table 105 on page 351
10. A/D Converter Electrical Characteristics - see Table 106 on page 353
11. Low Voltage Reset Electrical Characteristics - see Table 107 on page 353
12. Low Voltage Reset Timing - see Figure 125 on page 354
13. Synchronous SIO Electrical Characteristics - see Table 108 on page 354
14. Serial Data Transfer Timing - see Figure 126 on page 355
15. UART Timing Characteristics in Mode 0 - see Table 109 on page 355
16. Waveform for UART Timing Characteristics - see Figure 127 on page 356
17. Timing Waveform for the UART Module - see Figure 128 on page 356
18. Main Oscillator Characteristics - see Table 110 on page 357
19. Suboscillation Characteristics - see Table 111 on page 357
20. Main Oscillation Stabilization Time - see Table 112 on page 358
21. Clock Timing Measurement at \(X_{\text {IN }}-\) see Figure 129 on page 358
22. Suboscillation Stabilization Time - see Table 113 on page 358
23. Clock Timing Measurement at \(X_{\text {TIN }}-\) see Figure 130 on page 359
24. Operating Voltage Range - see Figure 131 on page 359
25. Internal Flash ROM Electrical Characteristics - see Figure 114 on page 360

\section*{S3F8S5A MCU \\ Product Specification}

348

Table 101. Absolute Maximum Ratings ( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) )
\begin{tabular}{lllcc}
\hline Parameter & Symbol & Conditions & Rating TBD & Unit \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{DD}}\) & - & -0.3 to +6.5 & V \\
\hline Input Voltage & \(\mathrm{V}_{\mathrm{I}}\) & Ports 0-4 & -0.3 to \(\mathrm{V}_{\mathrm{DD}}+0.3\) & V \\
\hline Output Voltage & \(\mathrm{V}_{\mathrm{O}}\) & - & -0.3 to \(\mathrm{V}_{\mathrm{DD}}+0.3\) & V \\
\hline Output Current High & \(\mathrm{I}_{\mathrm{OH}}\) & One I/O pin active & -5 & mA \\
\cline { 2 - 4 } & & All I/O pins active & -60 & \\
\hline Output Current Low & \(\mathrm{I}_{\mathrm{OL}}\) & One I/O pin active & +30 (peak value) & mA \\
\cline { 3 - 4 } & & Total pin current for ports & +100 (peak value) & \\
\hline Operating Temperature & \(\mathrm{T}_{\mathrm{A}}\) & - & -40 to +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(\mathrm{T}_{\mathrm{STG}}\) & - & -65 to +150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Table 102. DC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\right)^{1}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Operating Voltage} & \multirow[t]{2}{*}{\(V_{\text {DD }}\)} & \(\mathrm{f}_{\mathrm{X}}=0.4-4.2 \mathrm{MHz}\) & 1.8 & - & 5.5 & V \\
\hline & & \(\mathrm{f}_{\mathrm{X}}=0.4-12.0 \mathrm{MHz}\) & 2.2 & - & 5.5 & V \\
\hline \multirow[t]{2}{*}{Input High Voltage} & \(\mathrm{V}_{\mathrm{IH} 1}\) & All ports except for \(\mathrm{V}_{\mathrm{IH} 2}\) & \(0.8 \mathrm{~V}_{\text {DD }}\) & - & \(\mathrm{V}_{\mathrm{DD}}\) & V \\
\hline & \(\mathrm{V}_{\mathrm{IH} 2}\) & \(\mathrm{X}_{\text {IN }}, \mathrm{X}_{\text {OUT, }}, \mathrm{X}_{\text {TIN, }} \mathrm{X}_{\text {TOUT }}\) & \(\mathrm{V}_{\mathrm{DD}}-0.1\) & - & \(V_{\text {DD }}\) & V \\
\hline \multirow[t]{2}{*}{Input Low Voltage} & \(\mathrm{V}_{\text {IL1 }}\) & All ports except \(\mathrm{V}_{\text {IL2 }}\) & - & - & 0.2 \(\mathrm{V}_{\mathrm{DD}}\) & V \\
\hline & \(\mathrm{V}_{\text {IL2 }}\) & \(\mathrm{X}_{\text {IN, }}, \mathrm{X}_{\text {OUT, }} \mathrm{X}_{\text {TIN, }} \mathrm{X}_{\text {TOUT }}\) & - & - & 0.1 & - \\
\hline \multirow[t]{3}{*}{Output High Voltage} & \(\mathrm{V}_{\mathrm{OH} 1}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}, \mathrm{P} 1.0-\mathrm{P} 1.1, \mathrm{P} 3.4-\mathrm{P} 3.6 ; \mathrm{I}_{\mathrm{OH}} \\
& =-1 \mathrm{~mA}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{DD}}-0.7\) & \(\mathrm{V}_{\mathrm{DD}}-0.7\) & - & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 2}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{P} 2 ; \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}\) & \(\mathrm{V}_{\text {DD }}-1.0\) & \(V_{D D}-1.0\) & - & V \\
\hline & \(\mathrm{V}_{\mathrm{OH} 3}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\); the other ports; \(\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\) & \(V_{\text {DD }}-1.0\) & \(V_{D D}-1.0\) & - & V \\
\hline \multirow[t]{3}{*}{Output Low Voltage} & \(\mathrm{V}_{\mathrm{OL} 1}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V} ; \mathrm{P} 1.0-\mathrm{P} 1.1, \mathrm{P} 3.4-\mathrm{P} 3.6 ; \mathrm{I}_{\mathrm{OL}} \\
& =12 \mathrm{~mA}
\end{aligned}
\] & - & 0.3 & 0.5 & V \\
\hline & \(\mathrm{V}_{\mathrm{OL} 2}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{P} 2 ; \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}\) & - & 0.4 & 2.0 & V \\
\hline & \(\mathrm{V}_{\mathrm{OL3}}\) & \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\); the other ports; \(\mathrm{IOL}=4 \mathrm{~mA}\) & - & 0.4 & 2.0 & V \\
\hline
\end{tabular}

\section*{Notes:}
1. Every value in this table is measured when bits 4-3 of the System Clock Control Register (CLKCON.4-.3) is set to 11b.
2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, the LVR block, and external output current loads.
3. \(\mathrm{I}_{\mathrm{DD} 1}\) and \(\mathrm{I}_{\mathrm{DD} 2}\) include a power consumption of subclock oscillation.
4. \(I_{D D 3}\) and \(I_{D D 4}\) are the current when the main clock oscillation stops and the subclock is used.
5. IDD5 is the current when the main and subclock oscillation stops.

Table 102. DC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\right)^{1}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Input High Leakage Current} & \(\mathrm{ILIH1}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\); all input pins except for \(\mathrm{I}_{\text {LIH2 }}\) & - & - & 3 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\text {LIH2 }}\) & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }} ; \mathrm{X}_{\text {IN, }}, \mathrm{X}_{\text {OUT }}, \mathrm{X}_{\text {TIN }}, \mathrm{X}_{\text {TOUT }}\) & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Input Low Leakage Current} & \(\mathrm{I}_{\text {LIL1 }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\); all input pins except for nRESET, ILIL2 & - & - & -3 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & ILIL2 & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{X}_{\text {IN }}, \mathrm{X}_{\text {OUT, }}, \mathrm{X}_{\text {TIN }}, \mathrm{X}_{\text {TOUT }}\) & - & - & -20 & \\
\hline \begin{tabular}{l}
Output High \\
Leakage \\
Current
\end{tabular} & \(\mathrm{I}_{\text {LOH }}\) & \(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}\); all output pins & - & - & 3 & \(\mu \mathrm{A}\) \\
\hline Output Low Leakage Current & ILoL & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\); all output pins & - & - & -3 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{4}{*}{Pull-Up Resistors} & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{L} 1}\)} & \multirow[t]{2}{*}{\[
\mathrm{VI}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Ports } 0-4 \frac{\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}}{\mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}}
\]} & 25 & 50 & 100 & \(\mathrm{k} \Omega\) \\
\hline & & & 50 & 100 & 150 & \(\mathrm{k} \Omega\) \\
\hline & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{L} 2}\)} & \multirow[t]{2}{*}{\[
\begin{array}{ll}
\begin{array}{l}
\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\
\text { nRESET }
\end{array} & \begin{array}{l}
\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\
\mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}
\end{array}
\end{array}
\]} & 150 & 250 & 400 & \(\mathrm{k} \Omega\) \\
\hline & & & 300 & 500 & 700 & \(\mathrm{k} \Omega\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Oscillator \\
Feedback Resistors
\end{tabular}} & \(\mathrm{R}_{\text {OSC1 }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{X}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \\
& \mathrm{X}_{\mathrm{OUT}}=0 \mathrm{~V}
\end{aligned}
\] & 420 & 850 & 1700 & \(\mathrm{k} \Omega\) \\
\hline & \(\mathrm{R}_{\text {OSC2 }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{X}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \\
& \mathrm{X}_{\mathrm{TIN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{X}_{\mathrm{OUT}}=0 \mathrm{~V}
\end{aligned}
\] & 2200 & 4500 & 9000 & \(\mathrm{k} \Omega\) \\
\hline LCD Voltage Dividing Resistor & \(\mathrm{R}_{\text {LCD }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 45 & 75 & 100 & \\
\hline \begin{tabular}{l}
VLCD-COMi \\
Voltage \\
Drop ( \(\mathrm{i}=0\) \\
to 7)
\end{tabular} & \(\mathrm{V}_{\mathrm{DC}}\) & \(-15 \mu \mathrm{~A}\) per common pin & - & - & 120 & \\
\hline \[
\begin{aligned}
& \hline \mathrm{V}_{\text {LCD }}-\text { SEGx } \\
& \text { Voltage } \\
& \text { Drop (x }= \\
& 0-18 \text { ) }
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{DS}}\) & \(-15 \mu \mathrm{~A}\) per segment pin & - & - & 120 & mV \\
\hline
\end{tabular}

\section*{Notes:}
1. Every value in this table is measured when bits \(4-3\) of the System Clock Control Register (CLKCON.4-.3) is set to 11 b .
2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, the LVR block, and external output current loads.
3. \(I_{D D 1}\) and \(I_{D D 2}\) include a power consumption of subclock oscillation.
4. \(I_{D D 3}\) and \(I_{D D 4}\) are the current when the main clock oscillation stops and the subclock is used.
5. IDD5 is the current when the main and subclock oscillation stops.

Table 102. DC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\right)^{1}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Middle \\
Output \\
Voltage
\end{tabular}} & \(V_{\text {LC1 }}\) & \multirow[t]{3}{*}{\begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V},
\] \\
LCD clock \(=0 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{LC} 0}=\mathrm{V}_{\mathrm{DD}}, 1 / 4 \mathrm{Bias}\)
\end{tabular}} & \[
\begin{gathered}
0.75 \\
\mathrm{~V}_{\mathrm{DD}}-0.2
\end{gathered}
\] & \[
0.75 \mathrm{~V}_{\mathrm{DD}}
\] & \[
\begin{gathered}
0.75 \\
\mathrm{~V}_{\mathrm{DD}}+0.2
\end{gathered}
\] & V \\
\hline & \(\mathrm{V}_{\mathrm{LC} 2}\) & & \[
\begin{gathered}
0.5 \\
\mathrm{~V}_{\mathrm{DD}}-0.2
\end{gathered}
\] & \(0.5 \mathrm{~V}_{\text {DD }}\) & \[
\begin{gathered}
0.5 \\
\mathrm{~V}_{\mathrm{DD}}+0.2
\end{gathered}
\] & V \\
\hline & \(\mathrm{V}_{\text {LC3 }}\) & & \[
\begin{gathered}
0.25 \\
\mathrm{~V}_{\mathrm{DD}}-0.2
\end{gathered}
\] & \(0.25 \mathrm{~V}_{\text {DD }}\) & \[
\begin{gathered}
0.25 \\
\mathrm{~V}_{\mathrm{DD}}+0.2
\end{gathered}
\] & V \\
\hline \multirow[t]{9}{*}{Supply Current \({ }^{2}\)} & \multirow[t]{3}{*}{\[
\mathrm{I}_{\mathrm{DD} 1}{ }^{3}
\]} & Run Mode; \(\mathrm{V}_{\text {DD }}=5.0 \mathrm{~V} ; \quad 4.2 \mathrm{MHz}\) & - & 1.2 & 2.0 & mA \\
\hline & & \[
\begin{aligned}
& \text { crystal oscillator C1 }=\mathrm{C} 2=12.0 \mathrm{MHz} \\
& 22 \mathrm{pF}
\end{aligned}
\] & - & 2.2 & 4.0 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & - & 0.8 & 1.5 & mA \\
\hline & \multirow[t]{3}{*}{\(\mathrm{I}_{\mathrm{DD} 2}{ }^{3}\)} & Idle Mode; \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \quad 4.2 \mathrm{MHz}\) & - & 0.8 & 1.5 & mA \\
\hline & & \[
\begin{aligned}
& \text { crystal oscillator } \mathrm{C} 1=\mathrm{C} 2=12.0 \mathrm{MHz} \\
& 22 \mathrm{pF}
\end{aligned}
\] & - & 1.3 & 2.3 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & - & 0.4 & 0.8 & mA \\
\hline & \(\mathrm{I}_{\mathrm{DD} 3}{ }^{4}\) & Suboperating Mode; \(32,768 \mathrm{~Hz}\) crystal oscillator, \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & 80.0 & 120.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{DD} 4}{ }^{4}\) & Subidle Mode; \(32,768 \mathrm{~Hz}\) crystal oscillator, \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & 6.0 & 15.0 & \(\mu \mathrm{A}\) \\
\hline & \(\mathrm{I}_{\mathrm{DD} 5}{ }^{5}\) & Stop Mode; \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 0.3 & 6.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Every value in this table is measured when bits 4-3 of the System Clock Control Register (CLKCON.4-.3) is set to 11 b .
2. Supply current does not include current drawn through internal pull-up resistors, LCD voltage-dividing resistors, the LVR block, and external output current loads.
3. \(\mathrm{I}_{\mathrm{DD} 1}\) and \(\mathrm{I}_{\mathrm{DD} 2}\) include a power consumption of subclock oscillation.
4. \(I_{\text {DD3 }}\) and \(I_{\text {DD4 }}\) are the current when the main clock oscillation stops and the subclock is used.
5. I ID5 is the current when the main and subclock oscillation stops.

Table 103. AC Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )
\begin{tabular}{lclcccc}
\hline Parameter & Symbol & Conditions & Min.* & Typ. & Max. & Unit \\
\hline \begin{tabular}{l} 
Interrupt input \\
high, low width \\
\((P 3.0-P 3.7)\)
\end{tabular} & \(\mathrm{t}_{\text {INTH }}\), & All interrupt, \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\) & 500 & - & - & ns \\
\hline nRESET input & \(\mathrm{t}_{\mathrm{INTL}}\)
\end{tabular}
low width
Note: If the width of the interrupt or reset pulse is greater than the minimum value, the pulse is always recognized as a valid pulse.


Figure 121. Input Timing for External Interrupts


Figure 122. Input Timing for nRESET

Table 104. Input/Output Capacitance ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}\) )
\begin{tabular}{lcllccc}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline Input capacitance & \(\mathrm{C}_{\text {IN }}\) & \begin{tabular}{l}
\(\mathrm{f}=1 \mathrm{MHz}\); unmeasured pins \\
are returned to \(\mathrm{V}_{\mathrm{SS}}\)
\end{tabular} & - & - & 10 & pF \\
\hline Output capacitance & \(\mathrm{C}_{\mathrm{OUT}}\) & - & - & - & - & - \\
\hline I/O capacitance & \(\mathrm{C}_{\text {IO }}\) & & - & - & - & - \\
\hline
\end{tabular}

Table 105. Data Retention Supply Voltage in Stop Mode ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline Data retention supply voltage & \(V_{\text {DDDR }}\) & - & 1.8 & - & 5.5 & V \\
\hline Data retention supply current & \(\mathrm{I}_{\text {DDDR }}\) & \[
\begin{aligned}
& \text { Stop Mode, } \mathrm{T}_{\mathrm{A}}= \\
& 25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DDDR}}=1.8 \mathrm{~V}
\end{aligned}
\] & - & - & 1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}


Figure 123. Stop Mode Release Timing Initiated by nRESET

Note: In Figure 123, \(\mathrm{t}_{\text {WAIT }}\) is the same as \(4096 \times 16 \times 1 \div \mathrm{f}_{\mathrm{XX}}\).


Figure 124. Stop Mode Release Timing Initiated by Interrupts

Note: In Figure 124, \(\mathrm{t}_{\mathrm{WAIT}}\) is the same as \(16 \times 1 / \mathrm{f}_{\mathrm{BT}} ; \mathrm{f}_{\mathrm{BT}}=\) the basic timer clock selection.

Table 106. A/D Converter Electrical Characteristics ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to \(5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\) )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline Resolution & - & - & - & 10 & - & bit \\
\hline Total accuracy & - & - & - & - & \(\pm 3\) & LSB \\
\hline Integral linearity error & ILE & \multirow[t]{4}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=5.120 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{CPU} \\
& \text { clock }=12.0 \mathrm{MHz}
\end{aligned}
\]} & - & & \(\pm 2\) & LSB \\
\hline Differential linearity error & DLE & & - & & \(\pm 1\) & LSB \\
\hline Offset error of top & EOT & & - & & \(\pm 3\) & LSB \\
\hline Offset error of bottom & EOB & & & & \(\pm 3\) & LSB \\
\hline Conversion time \({ }^{1}\) & \(\mathrm{T}_{\text {CON }}\) & - & 25 & - & - & \(\mu \mathrm{s}\) \\
\hline Analog input voltage & \(\mathrm{V}_{\text {IAN }}\) & - & \(\mathrm{V}_{\mathrm{SS}}\) & - & \(\mathrm{AV}_{\text {REF }}\) & V \\
\hline Analog input impedance & \(\mathrm{R}_{\text {AN }}\) & - & 2 & 1000 & - & \(\mathrm{M} \Omega\) \\
\hline Analog reference voltage & \(\mathrm{AV}_{\text {REF }}\) & - & 1.8 & - & \(\mathrm{V}_{\mathrm{DD}}\) & V \\
\hline Analog input current & \(\mathrm{I}_{\text {ADIN }}\) & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Analog block current \({ }^{2}\)} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {ADC }}\)} & \(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\) & - & 0.5 & 1.5 & mA \\
\hline & & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}
\] \\
when in Power \\
Down Mode
\end{tabular} & - & 100 & 500 & nA \\
\hline
\end{tabular}

\section*{Notes:}
1. Conversion time is the time required from the moment a conversion operation starts until it ends.
2. \(I_{A D C}\) is an operating current during \(A / D\) converter.

Table 107. Low Voltage Reset Electrical Characteristics ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )*
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{Voltage of LVR} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {LVR }}\)} & \multirow[t]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)} & & 1.8 & 1.9 & 2.0 & V \\
\hline & & & & 2.6 & 2.8 & 3.0 & V \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) voltage rising time & \(\mathrm{t}_{\mathrm{R}}\) & & - & 10 & - & - & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) voltage off time & \(\mathrm{t}_{\text {OFF }}\) & & - & 0.5 & - & - & s \\
\hline Hysteresis & \(\Delta \mathrm{V}\) & & - & - & 50 & 150 & mV \\
\hline Current consumption of LVR & \(\mathrm{I}_{\text {LVR }}\) & \(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\) & & - & 30 & 60 & \(\mu \mathrm{A}\) \\
\hline Note: *The current & the LVR cir & uit is consumed & LV & mart O & & & \\
\hline
\end{tabular}


Figure 125. Low Voltage Reset Timing

Table 108. Synchronous SIO Electrical Characteristics ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline \multirow[t]{2}{*}{SCK cycle time} & \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{KCY}}\)} & External SCK source & 1000 & - & - & ns \\
\hline & & Internal SCK source & 1000 & - & - & ns \\
\hline \multirow[t]{2}{*}{SCK high, low width} & \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{KH}}, \mathrm{t}_{\mathrm{KL}}\)} & External SCK source & 500 & - & - & ns \\
\hline & & Internal SCK source & \(\mathrm{t}_{\mathrm{KCY}} / 2-50\) & - & - & ns \\
\hline \multirow[t]{2}{*}{SI setup time to SCK high} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {SIK }}\)} & External SCK source & 250 & - & - & ns \\
\hline & & Internal SCK source & 250 & - & - & ns \\
\hline \multirow[t]{2}{*}{SI hold time to SCK high} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {KSI }}\)} & External SCK source & 400 & - & - & ns \\
\hline & & Internal SCK source & 400 & - & - & ns \\
\hline \multirow[t]{2}{*}{Output delay for SCK to SO} & \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{KSO}}\)} & External SCK source & - & - & 300 & ns \\
\hline & & Internal SCK source & - & - & 250 & ns \\
\hline
\end{tabular}


Figure 126. Serial Data Transfer Timing

Table 109. UART Timing Characteristics in Mode \(0^{1}\) \(\left(12.0 \mathrm{MHz} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V ; Load Capacitance \(=80 \mathrm{pF}\) )
\begin{tabular}{lccccc}
\hline Parameter & Symbol & Min. & Typ. & Max. & Unit \\
\hline Serial port clock cycle time \(^{2}\) & \(\mathrm{t}_{\mathrm{SCK}}\) & 1160 & \(\mathrm{t}_{\mathrm{CPU}} \times 16\) & 1500 & ns \\
\hline Output data setup to clock rising edge \(^{\text {Clock rising edge to input data valid }}\) & \(\mathrm{t}_{\mathrm{S} 1}\) & 500 & \(\mathrm{t}_{\mathrm{CPU}} \times 13\) & - & ns \\
\hline Output data hold after clock rising edge \({ }^{2}\) & \(\mathrm{t}_{\mathrm{S} 2}\) & \(\mathrm{t}_{\mathrm{H} 1}\) & \(\mathrm{t}_{\mathrm{CPU}}-50\) & \(\mathrm{t}_{\mathrm{CPU}}\) & - \\
\hline Input data hold after clock rising edge & \(\mathrm{t}_{\mathrm{H} 2}\) & 0 & - & - & ns \\
\hline Serial port clock High, Low level width \({ }^{2}\) & \(\mathrm{t}_{\mathrm{HIGH}}, \mathrm{t}_{\mathrm{LOW}}\) & 450 & \(\mathrm{t}_{\mathrm{CPU}} \times 8\) & 890 & ns \\
\hline
\end{tabular}

\section*{Notes:}
1. All timings are in nanoseconds (ns) and assume a \(12.0 \mathrm{MHz} \mathrm{CPU} \mathrm{clock} \mathrm{frequency}\).
2. \(\mathrm{t}_{\mathrm{CPU}}=1\) UART clock period.


Figure 127. Waveform for UART Timing Characteristics


Figure 128. Timing Waveform for the UART Module

Notes: The symbols shown in Figure 128 are defined as:
- \(\mathrm{f}_{\mathrm{SCK}}=\) Serial port clock cycle time.
- \(\mathrm{t}_{\mathrm{S} 1}=\) Output data setup to clock rising edge.
- \(\mathrm{t}_{\mathrm{S} 2}=\) Clock rising edge to input data valid. 01
- \(\mathrm{t}_{\mathrm{H} 1}=\) Output data hold after clock rising edge.
- \(t_{\mathrm{H} 2}=\) Input data hold after clock rising edge.

Table 110. Main Oscillator Characteristics ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )
\begin{tabular}{lclllllll}
\hline Oscillator & Clock Configuration & Parameter & \begin{tabular}{c} 
Test \\
Condition
\end{tabular} & Min. & Typ. & Max. & Unit \\
\hline Crystal & & & & \(2.2 \mathrm{~V}-5.5 \mathrm{~V}\) & 0.4 & - & 12.0 & MHz \\
\hline
\end{tabular}

Table 111. Suboscillation Characteristics ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )
\begin{tabular}{lclllllll}
\hline Oscillator & Clock Configuration & Parameter & \begin{tabular}{c} 
Test \\
Condition
\end{tabular} & Min. & Typ. & Max. & Unit \\
\hline Crystal & & \begin{tabular}{l} 
Suboscillation \\
frequency
\end{tabular} & \(1.8 \mathrm{~V}-5.5 \mathrm{~V}\) & - & 32.768 & - & kHz \\
& & & & & & & & \\
\hline
\end{tabular}

Table 112. Main Oscillation Stabilization Time \(\left(T_{A}=-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V\()\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter & Test Condition & Min. & Typ. & Max. & Unit \\
\hline Crystal & \multirow[t]{2}{*}{\(\mathrm{f}_{\mathrm{X}}>1 \mathrm{MHz}\); oscillation stabilization occurs when \(V_{D D}\) is equal to the minimum oscillator voltage range.} & - & - & 40 & ms \\
\hline Ceramic & & - & - & 10 & ms \\
\hline External clock & \(\mathrm{X}_{\text {IN }}\) input high and low width ( \(\mathrm{t}_{\mathrm{XH}}, \mathrm{t}_{\mathrm{XL}}\) ) & 62.5 & - & 1250 & ns \\
\hline
\end{tabular}


Figure 129. Clock Timing Measurement at \(X_{I N}\)

Table 113. Suboscillation Stabilization Time ( \(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V )
\begin{tabular}{lllcccc}
\hline Parameter & Test Condition & Min. & Typ. & Max. & Unit \\
\hline Crystal & & - & - & - & 10 & s \\
\hline External clock & \(\mathrm{X}_{\text {TIN }}\) input high and low width \(\left(\mathrm{t}_{\text {XTH }}, \mathrm{t}_{\mathrm{XTL}}\right)\) & 5 & - & 15 & \(\mu \mathrm{~s}\) \\
\hline
\end{tabular}


Figure 130. Clock Timing Measurement at \(\mathrm{XT}_{\mathrm{IN}}\)


Supply Voltage (V)
CPU Clock \(=1 / 4 n \times\) oscillator frequency \((n=1,2,8,16)\)
Figure 131. Operating Voltage Range

Table 114. Internal Flash ROM Electrical Characteristics \(\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.\) to \(+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\) to 5.5 V\()\)
\begin{tabular}{lcccccc}
\hline Parameter & Symbol & Conditions & Min. & Typ. & Max. & Unit \\
\hline Programming time \(^{1}\) & Ftp & - & 20 & 25 & 30 & \(\mu \mathrm{~s}\) \\
\hline Chip erasing time \(^{2}\) & Ftp1 & - & 32 & 50 & 70 & ms \\
\hline Sector erasing time \(^{3}\) & Ftp2 & - & 4 & 8 & 12 & ms \\
\hline Number of writes/erases & FN \(_{\text {WE }}\) & - & - & - & \(10000^{4}\) & times \\
\hline
\end{tabular}

Notes:
1. Programming time \(=\) the time during which one byte \((8-\mathrm{bit})\) is programmed.
2. Chip erasing time \(=\) the time during which the entire 64 KB block is erased.
3. Sector erasing time \(=\) the time during which the entire 128 -byte block is erased.
4. Chip erasing is available in Tool Program Mode only.

\section*{Chapter 26. Mechanical Data}

The S3F8S5A microcontroller is currently available in 44-pin QFP and 42-pin SDIP packages. A mechanical drawing of the 44-pin QFP package is shown in Figure 132.


Figure 132. Package Dimensions, 44-Pin QFP Package

Note: Dimensions in Figure 132 are expressed in millimeters.

A mechanical drawing of the 42-pin SDIP package is shown in Figure 133.


Figure 133. Package Dimensions, 42-pin SDIP Package

Note: Dimensions in Figure 133 are expressed in millimeters.

363

\section*{Chapter 27. S3F8S5A Flash MCU}

This chapter describes Tool Program Mode operation for the S3F8S5A Flash MCU. To learn more about User Program Mode operation, refer to the Embedded Flash Memory Interface chapter on page 334.

The S3F8S5A microcontroller features an on-chip Flash MCU ROM which is accessed by serial data format.

Pin assignments for the 44-pin QFP package are shown in Figure 134.


Figure 134. S3F8S5A Pin Assignments, 44-QFP Package

\section*{S3F8S5A MCU \\ Product Specification}

364

Pin assignments for the 42-pin SDIP package are shown in Figure 135.


Figure 135. S3F8S5A Pin Assignments, 42-SDIP Package

Table 115. Pins Used to Read/Write the Flash ROM
\begin{tabular}{|c|c|c|c|c|c|}
\hline Main Chip & \multicolumn{5}{|r|}{During Programming} \\
\hline \multirow[b]{2}{*}{Pin Name} & \multirow[b]{2}{*}{Pin Name} & \multicolumn{2}{|r|}{Pins} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{Function} \\
\hline & & 44-Pin & 42-Pin & & \\
\hline P1.2 & SDAT & 3 & 9 & 1/O & Serial data pin; output port when reading and input port when writing. Can be assigned as an input/ push-pull output port. \\
\hline P1.3 & SCLK & 4 & 10 & I/O & Serial clock pin; input only. \\
\hline TEST & \(V_{\text {PP }}\) & 9 & 15 & 1 & Tool Mode selection when TEST/ \(\mathrm{V}_{\mathrm{PP}}\) pin sets logic value 1. If using Flash writer in Tool Mode (e.g., spw2+, etc.), connect the TEST/ \(\mathrm{V}_{\mathrm{PP}}\) pin to \(\mathrm{V}_{\mathrm{DD}}\). The S3F8S5A MCU supplies 12.5 V via the internal high-voltage generation circuit. \\
\hline nRESET & nRESET & 12 & 18 & 1 & Chip initialization. \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & \(V_{\text {DD }}\) & 5 & 11 & - & Power supply pin for logic circuit. \(\mathrm{V}_{\mathrm{DD}}\) should be \\
\hline \(\mathrm{V}_{\mathrm{SS}}\) & \(\mathrm{V}_{\text {SS }}\) & 6 & 12 & - & tied to 5 V during programming. \\
\hline
\end{tabular}

\subsection*{27.1. Test Pin Voltage}

The TEST pin on the socket board for the MTP Writer must be connected to \(\mathrm{V}_{\mathrm{DD}}(5.0 \mathrm{~V})\) with RC delay as shown in Figure 136 (only when SPW 2+ and GW-pro2 are used). The TEST pin on this socket board must not be connected to \(\mathrm{V}_{\mathrm{PP}}(12.5 \mathrm{~V})\), which is generated from the MTP Writer. Therefore, the specific socket board for the S3F8S5A MCU must be used when writing or erasing using the MTP Writer.


Figure 136. RC Delay Circuit

\subsection*{27.2. Onboard Writing}

The S3F8S5A requires only six signal lines, including the \(V_{D D}\) and \(V_{S S}\) pins, for writing internal Flash memory with the serial protocol. Therefore, onboard writing is possible if the writing signal lines are considered when the application board is designed.

\subsection*{27.2.1. Circuit Design Guide}

As Flash memory is being written to, the writing tool requires the following six signal lines: \(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}\), nRESET, TEST, SDAT, and SCLK. When designing the PCB circuits, consider how these signal lines will be used for onboard writing operations. The TEST pin is normally connected to \(\mathrm{V}_{\mathrm{SS}}\); however, in writing mode, a resistor should be inserted between the TEST pin and \(\mathrm{V}_{\text {SS }}\). The nRESET, SDAT, and SCLK lines should be treated with the same consideration.
when designing your application board, be careful that you design the circuitry related to these signal pins, because the rise and fall timing of the \(\mathrm{V}_{\mathrm{PP}}\), SCLK, and SDAT lines will be very important for proper programming. See Figure 137.


Figure 137. PCB Design Guide for on Board Programming

Note: If the writer tool you are using is the SPW 2+ or the GW-pro2, refer to Figure 136.

Table 116. Circuit Connections
\begin{tabular}{lccl}
\hline Pin Name & \begin{tabular}{c} 
I/O Mode in \\
Application
\end{tabular} & Resistor Required? Required Value
\end{tabular}

Note: In Onboard Writing Mode, a very high-speed signal will be provided to the SCLK and SDAT pins that can cause damage to the application circuits connected to the SCLK or SDAT ports if the application circuit is designed for high-speed response, such as a relay control circuit. If possible, the I/O configuration of the SDAT and SCLK pins must set to Input Mode. The value of \(R, C\) in this table is the recommended value; this value varies with the system circuitry.

\section*{Chapter 28. Development Tools}

Zilog provides a powerful and easy-to-use development support system on a turnkey basis. This development support system is composed of a host system, debugging tools, and supporting software. Any standard computer running Windows 7 (32-/64-bit), Windows Vista (32-/64-bit), and Windows XP operating systems can be used as a host.

A sophisticated debugging tool is provided in both hardware and software formats: the powerful OPENice-i500/i2000 in-circuit emulator and the SK-1200 SmartKit. Zilog also offers supporting software that includes a debugger, an assembler, and a program for setting options.

\subsection*{28.1. Development System Configuration}

Figure 138 shows the basic configuration of the development system.


Figure 138. Development System Configuration

\subsection*{28.2. Target Board}

The TB8S5A Target Board is specific to the S3F8S5A MCU, and ships complete with all target system cables and adapters. This target board is operated as a target CPU with an emulator (OPENIce I-500/2000, SK-1200).

Table 117 shows the TB8S5A Target Board's power selection settings.
Table 117. Power Selection Settings for the TB8S5A Target Board


\subsection*{28.2.1. SMDS2+ Selection}

To write data into the available program memory in the SMDS2+ C Compiler, select the target board for SMDS2+ through a switch. Otherwise, the program memory writing function is not available. Table 118 depicts the SMDS2+ tool selection setting.

Table 118. SMDS2+ Tool Selection Setting


Table 119 depicts the use of single header pins to select clock source, PWM, or operation mode.

Table 119. Single Header Pins to Select Clock Source/PWM/Operation Mode
Target Board Part Description

Uses the SMDS2/SMDS2+ internal clock source as the system clock;
default setting.

Uses an external crystal or a ceramic oscillator as the system clock.

Main Mode

8JP 2

The S3E8S50 evaluation chip runs in Main Mode; a debug interface is not available.

EVA Mode

Main Mode

The S3E8S50 evaluation chip runs in EVA Mode. When running a debug program, set the jumper to this mode; default setting.

Table 120 depicts the use of single header pins as the input path for external trigger sources.

Table 120. Single Header Pins as Input Path for External Trigger Sources

\section*{Target Board Part Description}

External
Triggers


Ch1 (TP3)
(O) \(\mathrm{Ch} 2(\mathrm{TP} 4)\)


Connector from External Trigger
Sources of the
Application System

You can connect an external trigger source to one of the two external trigger channels (CH1 or CH2) for the SK-1000/SMDS2+ breakpoint and trace functions.

Figure 139 depicts the DIP switch for the Smart Option.

\begin{tabular}{|c|c|}
\hline ON & Low \\
\hline OFF & High (Default) \\
\hline
\end{tabular}

Figure 139. DIP Switch for the Smart Option

Note: In Figure 139, particularly for the EVA chip, the Smart Option is determined by the DIP switch, not the software. The reserved bits should remain at their default values; i.e., High.

\subsection*{28.2.2. Target Board LEDs}

IDLE LED. This LED is ON when the S3E8S50 evaluation chip is in Idle Mode.
STOP LED. This LED is ON when the S3E8S50 evaluation chip is in Stop Mode.

Figure 140 shows the pin assignments for the TB8S5A Target Board's 48-pin connector.


Figure 140. TB8S5A 48-Pin Connector

Figure 141 shows the S3F8S5A MCU's probe adapter for the 48-pin package.


Figure 141. S3F8S5A Probe Adapter for the 44-Pin Package

\subsection*{28.3. Third Parties for Development Tools}

Zilog provides a complete line of development tools that support the S3 Family of Microcontrollers. With long experience in developing MCU systems, these third party firms are bonafide leaders in MCU development tool technology.

In-circuit emulators:
- OPENice-i500/2000
- SK-1200 SmartKit

OTP/MTP Programmers:
- GW-Uni2
- AS-Pro2
- Elnec programmers

To obtain the S3 Family development tools that will satisfy your S3F8S5A development objectives, contact your local Zilog Sales Office, or visit Zilog's Third Party Tools page to review our list of third party tool suppliers.

\section*{Chapter 29. Ordering Information}

Table 121 identifies the basic features and package styles available for the S3F8S5A MCU.
Table 121. Ordering Information for the S3F8S5A MCU
\begin{tabular}{lcccccc}
\hline Device & Flash Size & \begin{tabular}{c} 
RAM \\
Size
\end{tabular} & LCD & GPIO & ADC & Package \\
\hline S3F8S5AXZZ-QZ8A & 48 KB & 1040 B & \(18 \times 8\) & 34 & 8 & 44-Pin QFP \\
\hline S3F8S5AXZZ-AQ9A & 48 KB & \(1040 B\) & \(18 \times 8\) & 32 & 6 & 42-Pin SDIP \\
\hline
\end{tabular}

\subsection*{29.1. Part Number Suffix Designations}

Zilog part numbers consist of a number of components. For example, part number S3F8S5AXZZ-QZ8A is an unmasked 8-bit MCU with 48 KB of Flash memory in a 44-pin QFP package and built using lead-free solder.


\section*{Customer Support}

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at http://support.zilog.com.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at http:// zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/forum.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at http://www.zilog.com.```

