

# Application Note Porting RZK/ZTP Applications to the eZ80F91x150MODG Module

#### AN036201-0413

# Abstract

This document describes procedures for porting ZTP 2.4.x applications to the eZ80F91x150MODG Module (Zilog Module Label 99C1380) and the eZ80F91 Development Board (99C0858-001). This new eZ80F91x150MODG Module has the same physical form factor as the eZ80F915050MODG and eZ80F917050SBCG modules (99C0879) it replaces; however, it uses a different Ethernet PHY controller and external Flash module.

This new eZ80F91x150MODG Module (99C1380) is affixed to the Board as indicated in Figure 1.



Figure 1. The eZ80F91 Development Board

**Note:** The application discussed in this document is applicable to ZDSII for eZ80Acclaim! version 5.2.1 (and later) and to ZTP version 2.4.1 (and later).



Prior to a discussion of the differences between the older module and the newer module, it is important to present a matrix for easy identification of the two modules, as indicated in Table 1. The Part Number Mnemonic column in this table represents how each module is referenced throughout the remainder of this document.

Description	Module To Be Replaced	Replacement Module
eZ80Acclaim!		
Zilog Part Number	eZ80F915150MODG	eZ80F915150MODG
Module Label	99C0879-002G	99C1380-001G
eZ80Acclaim <i>Plus!</i>		
Zilog Part Number	eZ80F917050SBCG	eZ80F917150MODG
Module Label	99C0879-001G	99C1380-002G

#### Table 1. Module Identification Matrix

**Note:** In the event that the module label is either not visible or is lost, the unit can be identified using the topmark on the MCU – in particular, the 10th. The eZ80Acclaim!/99C1380-001G module displays a topmark of ez80F91NA050SG and the eZ80AcclaimPlus!/99C1380-002G module displays a topmark of ez80F91NAA50SG.

### **Differences Between the Modules**

The hardware differences between the eZ80F91x050MODG/SBCG and eZ80F91x150MODG modules are summarized in Table 2. Click the links in the Affected Project Settings and Application Modification columns to learn more about how these changes affect ZTP applications.

Component/ Feature	99C0879 Hardware Implementation	99C1380 Hardware Implementation	Affected Project Settings	Application Modification
External Flash on CS0	1MB AMD AM29LV008B	<ul> <li>8MB Spansion S29GL064N</li> <li>o780E81 Devolution</li> </ul>	<ul> <li><u>CS0 Configuration</u></li> <li>– see page 3</li> <li>Now ZTCT Files</li> </ul>	Optional ZFS Configuration – see page 12
		<ul> <li><u>B2200P91 Develop-</u> ment Board</li> <li><u>Jumper Changes</u> – see page 4</li> </ul>	and Address Spaces – see page 4	Page 11
			<u>eZ80F910300KITG</u> <u>Preprocessor Definition</u> – see page     11	

#### Table 2. Hardware Implementation: Differences Between Modules



Component/ Feature	99C0879 Hardware Implementation	99C1380 Hardware Implementation	Affected Project Settings	Application Modification
Ethernet PHY Controller	AMD NetPHY AM79C874	IDT ICS1894	eZ80F910300KITG <u>Preprocessor</u> <u>Definition</u> – see page 11	N/A
External Serial Flash	N/A	Spansion S25FL032P on SPI	N/A	Optionally include new code to interface to the external SPI Flash.
IrDA	Yes	No	N/A	Remove IRDA code.

Table 2. Hardware Implementation: Differences Between Modules

These hardware changes require modifications to your ZTP project before your application will function with the eZ80F91x150MODG Module. Although this document describes the changes required specifically when using the eZ80F91 Development Board, similar project file changes may also be required when using custom hardware platforms with the eZ80F91x150MODG Module.

To learn more about the eZ80F91x150MODG Module, refer to the <u>eZ80Acclaim!/</u> eZ80Acclaim Plus! Ethernet Module Product Specification (PS0306).

For a demonstration program that includes the changes required to support the eZ80F91x150MODG Module, refer to the ZTPDemo\_eZ80F91x150MODG.zdsproj file in the AN0362-SC01\_<version>.exe installation package.

The remaining sections of this document describe the project and/or application changes required to support the hardware changes.

## **CS0** Configuration

1 MB of external Flash memory is mapped to CS0 on the eZ80F91x050MODG/SBCG Module. Applications that used this older module typically configured CS0 as follows:

CS0	Lower Bound	0x100000
CS0	Upper Bound	0x1FFFFF
CS0	Control	0xA8
CS0	Bus Mode	0x02

The eZ80F91x150MODG Module is equipped with 8MB of Flash mapped to CS0. To avoid conflicts with SRAM memory that is mapped to the first 512KB to 1MB of the eZ80F91 address space in RAM build configurations, CS0 should continue to be configured with a lower bound of  $0 \times 100000$ . This configuration would imply a CS0 upper bound of  $0 \times 8FFFFF$  on the eZ80F91x150MODG Module.

However, be advised that when using the eZ80F91 Development Board with the eZ80F91x150MODG Module, the GPIO and LED matrix are mapped into CS2 memory at



 $0 \times 800000$  and the gate array logic on the Development Board limits the upper bound of the CS0 map to  $0 \times 7FFFFF$ . Consequently, Zilog recommends the following CS0 settings for use with the eZ80F91x150MODG Module on the eZ80F91 Development Board:

CS0	Lower Bound	0x100000
CS0	Upper Bound	0x7FFFFF
CS0	Control	0x88
CS0	Bus Mode	0x01

## eZ80F91 Development Board Jumper Changes

When using the eZ80F91x150MODG Module with the eZ80F91Development Board, it is typically necessary to install Jumper J20. By default, the external chip select signal on the eZ80F91Development Board, nCS\_EX, has a jumper in the 1-2 position, which routes memory requests in the CS0 range of 0x400000 to 0x7FFFFF to the eZ80F91 Development Board. As a result, access is prevented to the upper 4MB of the external 8MB Flash space on the eZ80F91x150MODG Module. To maximize the amount of external Flash memory the eZ80F91 MCU can access on the eZ80F91x150MODG Module, it is necessary to install a jumper on J20.

### **New ZTGT Files and Address Spaces**

The AN0362-SC01\_<version>.exe installation and later ZDSII – eZ80Acclaim! releases include two new Zilog Target (ZTGT) files for the eZ80F91x150MODG Module. These files are named ez80F91x150MODG\_RAM.ztgt and ez80F91x150MODG\_Flash.ztgt.

### **RAM Build Configuration**

For applications using the RAM build configuration, select the eZ80F91x150MODG\_RAM target by observing the following brief procedure.

- 1. From the **Project** menu in ZDS II, choose **Settings...** to open the Project Settings dialog.
- 2. In the left pane, click **Debugger**. In the Target pane, select the eZ80F91x150MODG\_RAM target.
- 3. Click the **Setup** button. The Configure Target dialog will appear, as shown in Figure 2, which presents the default settings for the eZ80F91x150MODG\_RAM ZTGT file. If you have not modified the contents of the eZ80F91x150MODG\_RAM file, then you should see the values in Figure 2 after clicking the Setup button. Verify that your settings match the values shown in this figure.



PC/STACK Registers	Mode
Program Counter (hex): 0	✓ Start in ADL mode
SPL Stack Pointer (hex): C00000 SPS Stack Pointer (hex): FFFF	- External RAM Range(hex): B80000 - BFFFFF
External Memory/I0	Internal Memory
Chip Select Registers: CS0 💌	🔽 Enable Data RAM
Lower Upper Bound (hex): 100000 - 7FFFFF	Enable EMAC RAM Address Upper Byte (hex): B7
Control Register (hex): 88 Bus Mode (hex): 01	C Enable Flash Address Upper Byte (new) 0 Weit States 3
Clock Clock System Clock	Frequency (Hz):
C Phase-locked Loop (Oscillator F	requency = System Clock Frequency)
Configure Flash	OK Cancel

Figure 2. RAM Build Configuration: Default Settings

4. Examine the settings of the remaining chip selects in the **Chip Select Registers:** drop-down menu, and verify that the settings for CS0 to CS3 correspond to the values shown in Table 3.

Chip Select	Memory Range	CS Control	CS Bus Mode
CS0	0x100000-0x7FFFFF	0x88	0x01
CS1	0x000000-0x07FFFF	0x28	0x01
CS2	0x800000-0xBFFFFF	0x28	0x81
CS3	0x000000-0x000000	0x00	0x00

Table 3. RAM Build Configuration: Chip Select Settings



5. When configuring RAM build configurations using the eZ80F91x150MODG Module with the eZ80F91 Development Board, the recommended settings in the Address Spaces selection of the Project Settings dialog are shown in Figure 3. Ensure that your project's settings match the values displayed in this figure.

Configuration: RAM Assembler C Code Generation C Code Generation Listing Files Preprocessor Advanced Deprecated ZSL RZK RZK C Commands Objects and Librarie Address Spaces Warnings Output Debugger	Address Spaces  ROM  000000-07FFFF  EdtlO  0-FFFF  RashInfo  0-1FF	RAM B80000-BFFFF IntIO 0-FF	F
Note	<u>ок</u>	Cancel	Help

Figure 3. RAM Build Configuration: Recommended Address Space Settings

### Flash and Copy to RAM Build Configurations

Applications using the FLASH or COPY TO RAM build configuration should select the eZ80F91x150MODG\_Flash target by observing the following brief procedure:

1. From the **Project** menu in ZDS II, choose **Settings...** to open the Project Settings dialog.



- 2. In the left pane, click **Debugger**. In the Target pane, select the eZ80F91x150MODG\_Flash target.
- 3. Click the **Setup** button. The Configure Target dialog will appear, as shown in Figure 4, which presents the default settings for the eZ80F91x150MODG\_Flash ZTGT file. If you have not modified the contents of the eZ80F91x150MODG\_Flash file, then you should see the values in Figure 4 after clicking the Setup button. Verify that your settings match the values shown in this figure.

PC/STACK Registers	Mode
Program Counter (hex): 0	I Start in ADL mode
SPL Stack Pointer (hex): C80000 SPS Stack Pointer (hex): FFFF	External RAM Range(hex): C00000 – C7FFFF
External Memory/IO Chip Select Registers: CS0 Lower Upper Bound (hex): 100000 - 7FFFFF Control Register (hex): 88 Bus Mode (hex): 01	Internal Memory ✓ Enable Data RAM ✓ Enable EMAC RAM Address Upper Byte (hex): B7 ✓ Enable Flash Address Upper Byte (hex): 0 Wait States: 3 •
Clock © Oscillator System Clock © Phase-locked Loop (Oscillator P	Frequency (Hz): <mark>50000000</mark> requency = System Clock Frequency)
2	

Figure 4. Flash and Copy to RAM Build Configuration: Default Settings

4. Examine the settings of the remaining chip selects in the **Chip Select Registers:** drop-down menu, and verify that the settings for CS0 to CS3 correspond to the values shown in Table 4.



			. eetiinige
Chip Select	Memory Range	CS Control	CS Bus Mode
CS0	0x100000-0x7FFFFF	0x88	0x01
CS1	0xC00000-0xC7FFFF	0x28	0x01
CS2	0x800000-0xBFFFFF	0x28	0x81
CS3	0x000000-0x000000	0x00	0x00

Table 4. Flash and Copy to RAM: Chip Select Settings

When using the eZ80F91x150MODG Module with the eZ80F91 Development Board, the recommended settings for the Address Spaces tab in the Project Settings menu for Flash build configurations are shown in Figure 5. Verify that your settings match the values in this figure.



Figure 5. Flash Build Configuration: Recommended Address Space Settings



- **Note:** The ROM address space shown in Figure 5 only includes the first 2MB of external Flash memory. If your project requires additional ROM memory (i.e., code space), the upper range of the ROM address space can be increased up to 0x7FFFFF.
  - 5. When configuring Copy to RAM build configurations using the eZ80F91x150MODG Module with the eZ80F91 Development Board, the recommended settings in the Address Spaces selection of the Project Settings dialog are shown in Figure 6. Ensure that your project's settings match the values displayed in this figure.

Project Settings		X
Assembler C Code Generation Listing Files Preprocessor Advanced Deprecated ZSL RZK Commands Commands Objects and Librarie Address Spaces Warnings Output Debugger	Address Spaces ROM 0-03FFFF,100000-1FFFFf EdtlO 0-FFFF Rashinfo 0-1FF	RAM B80000-BFFFFF,C00000-C7 IntIO 0-FF
Note	OK	Cancel Help

Figure 6. Copy to RAM Build Configuration: Recommended Address Space Settings



## ZDSII Flash Loader Support

When using the ZDSII Flash Loader to to program hex files for either the FLASH or COPY\_TO\_RAM build configurations of the ZTPDemo\_eZ80F91x150MODG.zdsproj project, a warning message will be displayed in the Flash Loader Processor dialog's Status panel, as shown in Figure 7.



Figure 7. Flash Loader Status: Warning Message

This warning occurs because the 8MB Flash module on CS0 (Spansion S29GL064N) is mapped into the eZ80F91 MCU address space starting at address 0x100000. The designs of the 99C1380 Module and the 99C0858 Development Board are such that addresses 0x800000 and above on CS0 are mapped to the 99C0858 Development Board. Therefore, when the ZDSII Flash Loader queries CS0 Flash memory, it determines that the 8MB external Flash memory space should start at address 0x100000 and end at address 0x8FFFFF. However, the last 1MB of Flash memory will not be accessible (i.e., memory access above address 0x800000 on CS0 will be routed to the 99C0858 Development Board, which does not contain Spansion Flash).

Consequently, the ZDS II Flash Loader will not be able to locate any Flash memory at page 0x800000, and will display the warning message shown in Figure 7. Because the



 $ZTPDemo_eZ80F91x150MODG$  project file in ZDSII limits the address space for ROM to 0x7FFFFF (as is shown in Table 4), there will never be any information in the hex file that the ZDSII Flash Loader must program to page 0x800000. Consequently, this warning message can be ignored.

### eZ80F910300KITG Preprocessor Definition

The Ethernet PHY controller and the external Flash Module used on the eZ80F1x150MODG Module are functionally the same as the components used on the eZ80Acclaim*Plus!* Development Kit (eZ80F910300KITG/99C1322). RZK/ZTP projects that target the eZ80Acclaim*Plus!* Development Kit (eZ80F910300KITG) hardware include the eZ80F910300KITG preprocessor definition, which can be selected in the "C" Preprocessor tab in the Project Settings menu. This same definition should be used in all build configurations that target the eZ80F91x150MODG Module.

The eZ80F910300KITG preprocessor definition causes the compiler to use the ICS1894\_phy.h header file when compiling the F91\_PhyInit.c file, as shown in the following code fragment from F91\_Phy\_Init.c:

```
#ifdef eZ80F910300KITG
   #include "ICS1894_phy.h"
#else
   #include "AMD79C874_phy.h"
#endif
```

If the eZ80F910300KITG preprocessor definition is not included in the project settings, then it is necessary to modify the F91\_PhyInit.c file to unconditionally include the ICS1894\_phy.h header file.

The eZ80F910300KITG preprocessor definition also causes the compiler to use the ZFS configuration settings in the ...\RZK\Conf\ZFS\_Conf\_eZ80F910300KITG.c file, as shown in the following code fragment from ZFS\_Conf.c.

```
#ifdef eZ80F910300KITG
    #include "ZFS_Conf_eZ80F910300KITG.c"
#else
    #include "ZFS_Conf_old.c"
#endif
```

If the eZ80F910300KITG preprocessor definition is not included in the project settings, then it is necessary to modify the ZFS\_Conf.c file to explicitly include the ZFS\_Conf\_eZ80F910300KITG.c file.

**Note:** Learn more about the eZ80Acclaim*Plus!* Development Kit (<u>eZ80F910300KITG</u>) on the Zilog website.



# **Optional ZFS Configuration**

RZK/ZTP applications that use the Zilog File System (ZFS) can optionally modify the ZFS configuration file to allocate more or less Flash memory to ZFS. The default settings in the ZFS\_Conf\_eZ80F910300KITG.c file are shown in the following code.

```
#define ZFS_TOTAL_NUM_BLOCKS
                                    (32)
#define ZFS_TOTAL_NUM_SECTORS
                                    ( 0x200000/ZFS_SEC_SIZE )
#define ZFS TOTAL NUM VOLUMES
                                    (1)
#define ZFS_MAX_FILE_OPEN_COUNT
                                    (20)
#define ZFS MAX DIRS SUPPORTED
                                    (50)
#define ERASE_FLASH
                                    (0)
ZFS_CONFIG_t g_zfs_cfg[ ZFS_TOTAL_NUM_VOLUMES ] =
  "EXTF",
                                    // vol name
 ZFS_EXT_FLASH_DEV_TYPE,
                                    // vol type
  (UINT8*)0x300000,
                                    // vol_start_addr
 0x200000,
                                    // vol_size
 ZFS_TOTAL_NUM_BLOCKS,
                                    // vol_blocks
 ZFS_TOTAL_NUM_SECTORS,
                                    // number of sectors
 FS_AM29LV160_Init,
 FS_AM29LV160_Read,
 FS_AM29LV160_Write,
 FS_AM29LV160_Erase,
 FS_AM29LV160_Close
};
```

These settings will configure ZFS to use 2MB of CS0 Flash from addresses  $0 \times 300000$  to  $0 \times 4FFFFF$  for ZFS. In total, 32 Flash erase blocks (each 64KB in size) are allocated to ZFS, resulting in a volume size of  $0 \times 200000$  bytes. Source code to the Flash driver used to read and write data to this volume is contained in the AM29LV160\_Driver.c file.

**Note:** The AM29LV160\_Driver.c file (and other ZFS Flash drivers) was modified in the ZTP 2.4.2 release to explicitly disable interrupts while modifying the contents of Flash. This modification was necessary to ensure that an interrupt did not cause a higher-priority thread to start running from external Flash while Flash memory is being programmed or erased.

# References

The following document is associated with the eZ80F91x150MODG Module and is available free for download from the Zilog website.

• <u>eZ80Acclaim!TM/eZ80AcclaimPlus/TM</u> Ethernet Modules Product Specification (PS0306)



### **Customer Support**

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <u>http://support.zilog.com</u>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <u>http://</u> <u>zilog.com/kb</u> or consider participating in the Zilog Forum at <u>http://zilog.com/forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.



Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

#### LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

### As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

#### **Document Disclaimer**

©2013 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.